

UML 16.671 Advanced Computer Architecture

Section A.8

Dynamic Scheduling via Scoreboarding

Instructor: Prof. Yan Luo

2/13/06

1

HW Schemes: Instruction Parallelism


- *Compiler* or *Static* instruction scheduling can avoid some pipeline hazards.
 - e.g. filling branch delay slot.
- **Why in HW at run time?**
 - Works when can't know dependence at compile time
 - ❖ WAW can only be detected at run time
 - Compiler simpler
 - Code for one machine runs well on another
- **Key idea: Allow instructions behind stall to proceed**
 - DIVD F0, F2, F4
 - ADDD F10, F0, F8
 - SUBD F8, F8, F14
 - Enables **out-of-order execution** => **out-of-order completion**
 - But, both structural and data hazards are checked in MIPS
 - ❖ ADDD is stalled at ID, SUBD can not even proceed to ID.

2/13/06

2

HW Schemes: Instruction Parallelism

- **Out-of-order execution divides ID stage:**
 1. **Issue**—decode instructions, check for structural hazards, **Issue in order** if the functional unit is free and no WAW.
 2. **Read operands (RO)**—wait until no data hazards, then read operands
 - ADDD would stall at RO, and SUBD could proceed with no stalls.
- **Scoreboards allow instruction to execute whenever 1 & 2 hold, not waiting for prior instructions.**



2/13/06

3

Scoreboard Implications

- **Out-of-order completion => WAR, WAW hazards**
- **Solutions for WAR**
 - CDC 6600: Stall Write to allow Reads to take place; Read registers only during Read Operands stage.
 - Tomasulo: Queue both the operation and copies of its operands
- **For WAW, must detect hazard: stall in the Issue stage until other completes**
- **Need to have multiple instructions in execution phase => multiple execution units or pipelined execution units**
- **Scoreboard replaces ID, EX, WB with 4 stages**
- **Scoreboard keeps track of dependencies, state or operations**
 - Monitors every change in the hardware.
 - Determines when to read ops, when can execute, when can wb.
 - Hazard detection and resolution is centralized.

2/13/06

4

Four Stages of Scoreboard Control

1. Issue—decode instructions & check for structural hazards (ID1)

If a functional unit for the instruction is free and no other active instruction has the same destination register (WAW), the scoreboard issues the instruction to the functional unit and updates its internal data structure. **If a structural or WAW hazard exists, then the instruction issue stalls**, and no further instructions will issue until these hazards are cleared.

2. Read operands—wait until no data hazards, then read operands (ID2)

A source operand is available if no earlier issued active instruction is going to write it, or if the register containing the operand is being written by a currently active functional unit. When the source operands are available, the scoreboard tells the functional unit to proceed to read the operands from the registers and begin execution. The scoreboard resolves RAW hazards dynamically in this step, and instructions may be sent into execution out of order.

2/13/06

5

Four Stages of Scoreboard Control

3. Execution—operate on operands (EX)

The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard that it has completed execution.

4. Write result—finish execution (WB)

Once the scoreboard is aware that the functional unit has completed execution, the scoreboard checks for WAR hazards. If none, it writes results. **If WAR, then it stalls the instruction.**

Example:

```
DIVD  F0,F2,F4
ADDD  F10,F0,F8
SUBD  F8,F8,F14
```

CDC 6600 scoreboard would stall SUBD until ADDD reads operands

2/13/06

6

Three Parts of the Scoreboard

1. **Instruction status**—which of 4 steps the instruction is in
2. **Functional unit status**—Indicates the state of the functional unit (FU). 9 fields for each functional unit
 - Busy—Indicates whether the unit is busy or not
 - Op—Operation to perform in the unit (e.g., + or -)
 - Fi—Destination register
 - Fj, Fk—Source-register numbers
 - Qj, Qk—Functional units producing source registers Fj, Fk
 - Rj, Rk—Flags indicating when Fj, Fk are ready **and not yet read. Set to No after operand are read.**
3. **Register result status**—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions will write that register

2/13/06

7

Detailed Scoreboard Pipeline Control

Instruction status	Wait until	Bookkeeping
Issue	Not busy (FU) and not result(D)	Busy(FU)← yes; Op(FU)← op; Fi(FU)← `D'; Fj(FU)← `S1'; Fk(FU)← `S2'; Qj← Result(`S1'); Qk← Result(`S2'); Rj← not Qj; Rk← not Qk; Result(`D')← FU;
Read operands	Rj and Rk	Rj← No; Rk← No
Execution complete	Functional unit done	
Write result	$\forall f((Fj(f) \neq Fi(FU) \text{ or } Rj(f) = \text{No}) \& (Fk(f) \neq Fi(FU) \text{ or } Rk(f) = \text{No}))$	$\forall f(\text{if } Qj(f) = \text{FU} \text{ then } Rj(f) \leftarrow \text{Yes};$ $\forall f(\text{if } Qk(f) = \text{FU} \text{ then } Rj(f) \leftarrow \text{Yes};$ Result(Fi(FU))← 0; Busy(FU)← No

WAW

WAR

A.55 on page A-76

2/13/06

8

Scoreboard Example

- The following numbers are to illustrate behavior, not representative
- LD - 1 cycle
 - (compute address + data cache access)
- ADDDs and SUBs are 2 cycles
- Multiply is 10 cycles
- Divide is 40 cycles

2/13/06

9

Scoreboard Example

<u>Instruction status</u>			<i>Read</i>	<i>Executi</i>	<i>Write</i>								
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>operan</i>	<i>comple</i>	<i>Result</i>							
LD	F6	34+	R2	<div style="border: 1px solid black; width: 100%; height: 100%;"></div>									
LD	F2	45+	R3										
MULT	F0	F2	F4										
SUBD	F8	F6	F2										
DIVD	F10	F0	F6										
ADDD	F6	F8	F2										
<u>Functional unit status</u>			<i>Busy</i>	<i>Op</i>	<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU for j</i>	<i>FU for k</i>	<i>Fj?</i>	<i>Fk?</i>		
Time	Name												
	Integer	<div style="border: 1px solid black; width: 100%; height: 100%;"></div>											
	Mult1	<div style="border: 1px solid black; width: 100%; height: 100%;"></div>											
	Mult2	<div style="border: 1px solid black; width: 100%; height: 100%;"></div>											
	Add	<div style="border: 1px solid black; width: 100%; height: 100%;"></div>											
	Divide	<div style="border: 1px solid black; width: 100%; height: 100%;"></div>											
<u>Register result status</u>													
Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30			
		<div style="border: 1px solid black; width: 100%; height: 100%;"></div>											

2/13/06

10

Scoreboard Example Cycle 1

<u>Instruction status</u>				Read	Executi	Write								
Instruction	j	k		Issue	operan	complete	Result							
LD	F6	34+	R2	1										
LD	F2	45+	R3											
MULT	F0	F2	F4											
SUBD	F8	F6	F2											
DIVD	F10	F0	F6											
ADDD	F6	F8	F2											
<u>Functional unit status</u>					dest	S1	S2	FU for j	FU for k	Fj?	Fk?			
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk				
	Integer	Yes	Load	F6			R2				Yes			
	Mult1	No												
	Mult2	No												
	Add	No												
	Divide	No												
<u>Register result status</u>														
Clock		F0	F2	F4	F6	F8	F10	F12	...	F30				
1	FU	Integer												

2/13/06

11

Scoreboard Example Cycle 2

<u>Instruction status</u>				Read	Execution	Write								
Instruction	j	k		Issue	operan	complete	Result							
LD	F6	34+	R2	1 2										
LD	F2	45+	R3											
MULTD	F0	F2	F4											
SUBD	F8	F6	F2											
DIVD	F10	F0	F6											
ADDD	F6	F8	F2											
<u>Functional unit status</u>					dest	S1	S2	FU for j	FU for k	Fj?	Fk?			
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk				
	Integer	Yes	Load	F6			R2				No			
	Mult1	No												
	Mult2	No												
	Add	No												
	Divide	No												
<u>Register result status</u>														
Clock		F0	F2	F4	F6	F8	F10	F12	...	F30				
2	FU	Integer												

Note: Can't issue I2 because Integer unit is busy. Can't issue next instruction due to in-order issue

2/13/06

12

Scoreboard Example Cycle 3

Instruction status				Read	Execution	Write	
Instruction	<i>j</i>	<i>k</i>		Issue	operan	complete	Result
LD	F6	34+	R2	1	2	3	
LD	F2	45+	R3				
MULTD	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Functional unit status			dest	S1	S2	FU for	FU for	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj
	Integer	Yes	Load	F6		R2			No
	Mult1	No							
	Mult2	No							
	Add	No							
	Divide	No							

Register result status			F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	3	FU	Integer								

2/13/06

13

Scoreboard Example Cycle 4

Instruction status				Read	Execution	Write	
Instruction	<i>j</i>	<i>k</i>		Issue	operan	complete	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3				
MULTD	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Functional unit status			dest	S1	S2	FU for	FU for	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj
	Integer	Yes	Load	F6		R2			No
	Mult1	No							
	Mult2	No							
	Add	No							
	Divide	No							

Register result status			F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	4	FU	Integer								

2/13/06

14

Scoreboard Example Cycle 5

Instruction status			Read	Execution	Write	
Instruction	<i>j</i>	<i>k</i>	Issue	operan complete	Result	
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5			
MULTD	F0	F2 F4				
SUBD	F8	F6 F2				
DIVD	F10	F0 F6				
ADDD	F6	F8 F2				

Now I2 is issued

Functional unit status			dest	S1	S2	FU for <i>j</i>	FU for <i>k</i>	<i>Fj?</i>	<i>Fk?</i>	
Time	Name	Busy	Op	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	Yes	Load	F2		R3				Yes
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	5									
	FU	Integer								

2/13/06

15

Scoreboard Example Cycle 6

Instruction status			Read	Execution	Write	
Instruction	<i>j</i>	<i>k</i>	Issue	operan complete	Result	
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6		
MULTD	F0	F2 F4	6			
SUBD	F8	F6 F2				
DIVD	F10	F0 F6				
ADDD	F6	F8 F2				

Functional unit status			dest	S1	S2	FU for <i>j</i>	FU for <i>k</i>	<i>Fj?</i>	<i>Fk?</i>	
Time	Name	Busy	Op	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	Yes	Load	F2		R3				No
	Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
	Mult2	No								
	Add	No								
	Divide	No								

Register result status		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	6									
	FU	Mult	Integer							

2/13/06

16

Scoreboard Example Cycle 7

<u>Instruction status</u>				Read	Execution	Write	
Instruction	j	k		Issue	operar	complete	Result
LD	F6	34+ R2		1	2	3	4
LD	F2	45+ R3		5	6	7	
MULTD	F0	F2 F4		6			
SUBD	F8	F6 F2		7			
DIVD	F10	F0 F6					
ADDD	F6	F8 F2					

I3 stalled at read because I2 isn't complete

<u>Functional unit status</u>		dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk
	Integer	Yes	Load	F2		R3		No
	Mult1	Yes	Mult	F0	F2	F4	Integer	No
	Mult2	No						Yes
	Add	Yes	Subd	F8	F6	F2	Integer	Yes
	Divide	No						No

<u>Register result status</u>		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	7	FU		Mult	Integer		Add			

2/13/0617

Scoreboard Example Cycle 8

<u>Instruction status</u>				Read	EX	Write	
Instruction	j	k		Issue	Op	compl.	Result
LD	F6	34+ R2		1	2	3	4
LD	F2	45+ R3		5	6	7	8
MULTD	F0	F2 F4		6			
SUBD	F8	F6 F2		7			
DIVD	F10	F0 F6		8			
ADDD	F6	F8 F2					

<u>Functional unit status</u>		dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk
	Integer	No						
	Mult1	Yes	Mult	F0	F2	F4		Yes
	Mult2	No						Yes
	Add	Yes	Sub	F8	F6	F2		Yes
	Divide	Yes	Div	F10	F0	F6	Mult1	No

<u>Register result status</u>		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	8	FU		Mult1		Add	Divide			

2/13/0618

Scoreboard Example Cycle 9

Instruction status				Read		EX	Write	
Instruction	j	k	Issue Op	compl	Result			
LD	F6	34+ R2	1 2	3	4			
LD	F2	45+ R3	5 6	7	8			
MULTD	F0	F2 F4	6 9					
SUBD	F8	F6 F2	7 9					
DIVD	F10	F0 F6	8					
ADD	F6	F8 F2						

Note: I3 and I4 read operands because F2 is now available. ADD (I6) can't be issued because SUBD (I4) uses the adder

Functional unit status				dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
10	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
2	Add	Yes	Sub	F8	F6	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status											
Clock		F0	F2	F4	F6	F8	F10	F12	...	F30	
9	FU	Mult1				Add		Divide			

2/13/06

19

Scoreboard Example Cycle 11

Instruction status				Read		Execu	Write	
Instruction	j	k	Issue operar	compl	Result			
LD	F6	34+ R2	1 2	3	4			
LD	F2	45+ R3	5 6	7	8			
MUL	F0	F2 F4	6 9					
SUB	F8	F6 F2	7 9	11				
DIVD	F10	F0 F6	8					
ADD	F6	F8 F2						

Note: Add takes 2 cycles, so nothing happens in cycle 10. MUL continues.

Functional unit status				dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
8	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
0	Add	Yes	Sub	F8	F6	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status											
Clock		F0	F2	F4	F6	F8	F10	F12	...	F30	
11	FU	Mult1				Add		Divide			

2/13/06

20

Scoreboard Example Cycle 12

<u>Instruction status</u>				Read	Execu	Write					
Instruction	j	k	Issue	operan	compl	Result					
LD	F6	34+	R2	1	2	3	4				
LD	F2	45+	R3	5	6	7	8				
MULTD	F0	F2	F4	6	9						
SUBD	F8	F6	F2	7	9	11	12				
DIVD	F10	F0	F6	8							
ADDD	F6	F8	F2								

<u>Functional unit status</u>		dest	S1	S2	FU for j	FU for k	Fj?	Fk?	
Time	Name	Busy Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No							
7	Mult1	Yes Mult	F0	F2	F4			No	No
	Mult2	No							
	Add	No							
	Divide	Yes Div	F10	F0	F6	Mult1			No Yes

<u>Register result status</u>		F0	F2	F4	F6	F8	F10	F12	...	F30	
Clock											
12	FU	Mult1				Divide					

2/13/06

21

Scoreboard Example Cycle 13

<u>Instruction status</u>				Read	Execu	Write					
Instruction	j	k	Issue	operan	compl	Result					
LD	F6	34+	R2	1	2	3	4				
LD	F2	45+	R3	5	6	7	8				
MULTD	F0	F2	F4	6	9						
SUBD	F8	F6	F2	7	9	11	12				
DIVD	F10	F0	F6	8							
ADDD	F6	F8	F2	13							

Now ADDD is issued because SUBD has completed

<u>Functional unit status</u>		dest	S1	S2	FU for j	FU for k	Fj?	Fk?	
Time	Name	Busy Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No							
6	Mult1	Yes Mult	F0	F2	F4			No	No
	Mult2	No							
	Add	Yes Add	F6	F8	F2			Yes	Yes
	Divide	Yes Div	F10	F0	F6	Mult1			No Yes

<u>Register result status</u>		F0	F2	F4	F6	F8	F10	F12	...	F30	
Clock											
13	FU	Mult1				Add	Divide				

2/13/06

22

Scoreboard Example Cycle 14

<u>Instruction status</u>				<i>Read Execu Write</i>			
Instruction	<i>j</i>	<i>k</i>	<i>Issue operan compl Result</i>				
LD	F6	34+ R2	1 2 3 4				
LD	F2	45+ R3	5 6 7 8				
MULTD	F0	F2 F4	6 9				
SUBD	F8	F6 F2	7 9 11 12				
DIVD	F10	F0 F6	8				
ADDD	F6	F8 F2	13 14				

<u>Functional unit status</u>				<i>dest</i>		<i>S1 S2</i>		<i>FU for FU for Fj? Fk?</i>	
<i>Tim</i>	<i>Name</i>	<i>Busy Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	No							
5	Mult1	Yes Mult	F0	F2 F4				No	No
	Mult2	No							
2	Add	Yes Add	F6	F8 F2				No	No
	Divide	Yes Div	F10	F0 F6	Mult1			No	Yes

<u>Register result status</u>											
Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>	
14	FU	Mult1			Add		Divide				

2/13/06

23

Scoreboard Example Cycle 15

<u>Instruction status</u>				<i>Read Execu Write</i>			
Instruction	<i>j</i>	<i>k</i>	<i>Issue operan compl Result</i>				
LD	F6	34+ R2	1 2 3 4				
LD	F2	45+ R3	5 6 7 8				
MULTD	F0	F2 F4	6 9				
SUBD	F8	F6 F2	7 9 11 12				
DIVD	F10	F0 F6	8				
ADDD	F6	F8 F2	13 14				

Note: ADDD takes 2 cycles, so no change

<u>Functional unit status</u>				<i>dest</i>		<i>S1 S2</i>		<i>FU for j FU for k Fj? Fk?</i>	
<i>Tim</i>	<i>Name</i>	<i>Busy Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	No							
4	Mult1	Yes Mult	F0	F2 F4				No	No
	Mult2	No							
1	Add	Yes Add	F6	F8 F2				No	No
	Divide	Yes Div	F10	F0 F6	Mult1			No	Yes

<u>Register result status</u>											
Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>	
15	FU	Mult1			Add		Divide				

2/13/06

24

Scoreboard Example Cycle 16

<u>Instruction status</u>				<i>Read Execu Write</i>			
Instruction	<i>j</i>	<i>k</i>		<i>Issue</i>	<i>operar</i>	<i>compl</i>	<i>Result</i>
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

ADDD completes, but
MULTD and DIVD go on

<u>Functional unit status</u>				<i>dest</i>		<i>S1 S2</i>		<i>FU for j FU for k</i>		<i>Fj? Fk?</i>	
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>	
	Integer	No									
3	Mult1	Yes	Mult	F0	F2	F4			No	No	
	Mult2	No									
0	Add	Yes	Add	F6	F8	F2			No	No	
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes	

<u>Register result status</u>											
Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>	
16	FU	Mult1			Add		Divide				

2/13/06

25

Scoreboard Example Cycle 17

<u>Instruction status</u>				<i>Read Execu Write</i>			
Instruction	<i>j</i>	<i>k</i>		<i>Issue</i>	<i>operar</i>	<i>compl</i>	<i>Result</i>
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

ADDD stalls, can't write back
due to WAR with DIVD.
MULT and DIV continue

<u>Functional unit status</u>				<i>dest</i>		<i>S1 S2</i>		<i>FU for j FU for k</i>		<i>Fj? Fk?</i>	
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>	
	Integer	No									
2	Mult1	Yes	Mult	F0	F2	F4			No	No	
	Mult2	No									
	Add	Yes	Add	F6	F8	F2			No	No	
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes	

<u>Register result status</u>											
Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>	
17	FU	Mult1			Add		Divide				

2/13/06

26

Scoreboard Example Cycle 18

Instruction status				Read	Execu	Write									
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>oper</i>	<i>compl</i>	<i>Result</i>									
LD	F6	34+	R2	1	2	3	4								
LD	F2	45+	R3	5	6	7	8								
MULTD	F0	F2	F4	6	9										
SUBD	F8	F6	F2	7	9	11	12								
DIVD	F10	F0	F6	8											
ADDD	F6	F8	F2	13	14	16									

MULT and DIV continue

Functional unit status				<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU for</i>	<i>FU for</i>	<i>Fj?</i>	<i>Fk?</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	No								
1	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status												
Clock	<i>FU</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>		
18												
		Mult1			Add		Divide					

2/13/06

27

Scoreboard Example Cycle 19

Instruction status				Read	Execu	Write									
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>oper</i>	<i>compl</i>	<i>Result</i>									
LD	F6	34+	R2	1	2	3	4								
LD	F2	45+	R3	5	6	7	8								
MULTD	F0	F2	F4	6	9	19									
SUBD	F8	F6	F2	7	9	11	12								
DIVD	F10	F0	F6	8											
ADDD	F6	F8	F2	13	14	16									

MULT completes after 10 cycles

Functional unit status				<i>dest</i>	<i>S1</i>	<i>S2</i>	<i>FU for</i>	<i>FU for</i>	<i>Fj?</i>	<i>Fk?</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	No								
0	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status												
Clock	<i>FU</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>		
19												
		Mult1			Add		Divide					

2/13/06

28

Scoreboard Example Cycle 20

Instruction	<i>j</i>	<i>k</i>	<i>Issue operar compl. Result</i>			
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9	19	20
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8			
ADD	F6	F8 F2	13	14	16	

MULTD completes and writes to F0

<u>Functional unit status</u>		<i>dest</i>		<i>S1</i>	<i>S2</i>	<i>FU for</i>	<i>FU for</i>	<i>Fj?</i>	<i>Fk?</i>	
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6			Yes	Yes

<u>Register result status</u>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Clock										
20	<i>FU</i>				Add		Divide			

2/13/06

29

Scoreboard Example Cycle 21

Instruction	<i>j</i>	<i>k</i>	<i>Issue operar compl. Result</i>			
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9	19	20
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8	21		
ADD	F6	F8 F2	13	14	16	

Now DIVD reads because F0 is available

<u>Functional unit status</u>		<i>dest</i>		<i>S1</i>	<i>S2</i>	<i>FU for</i>	<i>FU for</i>	<i>Fj?</i>	<i>Fk?</i>	
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6			No	No

<u>Register result status</u>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Clock										
21	<i>FU</i>				Add		Divide			

2/13/06

30

Scoreboard Example Cycle 22

Instruction	<i>j</i>	<i>k</i>	<i>Issue operar compl Result</i>			
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9	19	20
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8	21		
ADDD	F6	F8 F2	13	14	16	22

ADDD writes result because WAR is removed.

<u>Functional unit status</u>		<i>dest</i>		<i>S1</i>	<i>S2</i>	<i>FU for</i>	<i>FU for</i>	<i>Fj?</i>	<i>Fk?</i>	
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	Yes	Div	F10	F0	F6			No	No

<u>Register result status</u>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Clock										
21	FU						Divide			

2/13/06

31

Scoreboard Example Cycle 61

Instruction	<i>j</i>	<i>k</i>	<i>Issue operar compl Result</i>			
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9	19	20
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8	21	61	
ADDD	F6	F8 F2	13	14	16	22

DIVD completes execution

<u>Functional unit status</u>		<i>dest</i>		<i>S1</i>	<i>S2</i>	<i>FU for</i>	<i>FU for</i>	<i>Fj?</i>	<i>Fk?</i>	
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	Yes	Div	F10	F0	F6			No	No

<u>Register result status</u>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Clock										
61	FU						Divide			

2/13/06

32

Scoreboard Example Cycle 62

Instruction status				Read	Executi	Write						
Instruction	j	k	R2	Issue	operanc	comple	Result					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULT	F0	F2	F4	6	9	19	20	Execution is finished				
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8	21	61	62					
ADDD	F6	F8	F2	13	14	16	22					
Functional unit status				dest	S1	S2	FU for j	FU for k	Fj?	Fk?		
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk			
Integer	No											
Mult1	No											
Mult2	No											
Add	No											
0 Divide	No											
Register result status												
Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30		
62												

2/13/06

33