

Software Architecture of the 80386 Microprocessor

Outline

- 2.2 Internal Architecture of the 80386 Microprocessor
- 2.3 Software Model of the 80386 Microprocessor
- 2.4 Memory Address Space and Data Organization
- 2.5 Data Types
- 2.6 Segment Registers and Memory Segmentation
- 2.7 Instruction Pointer
- 2.8 Data Registers
- 2.9 Pointer and Index Registers
- 2.10 Flags Register
- 2.11 Generating a Memory Address
- 2.12 The Stack
- 2.13 Input/Output Address Space

Internal Architecture of the 80386DX Microprocessor



- parallel processing -> high performance
- Six processing units:
 - Bus units
 - Execution unit
 - Segment unit
 - Page unit
 - Prefetch unit
 - Decode unit
- Each unit has a dedicated function and they all operate at the same time

Bus Interface Unit

- Interface to the outside world
- Responsible for
 - Fetching instruction
 - Reading and writing of data for memory
 - Inputting and outputting of data for input/output peripherals
- Information transfers over the microprocessor bus
 - De-multiplexed bus
 - 386DX
 - 32-bit data bus
 - Real-mode: 20-bit address, 1M-byte physical address space
 - Protected-mode: 32-bit address bus, 4G-byte physical address space

Prefetch Unit

- Instruction Stream queue
- Whenever the queue is not full, prefetch the next sequential instructions
 - Queue—16-byte; 4-byte/memory cycle
 - Prioritizes bus accesses—data operands highest priority
- FIFO instruction queue
- Holds bytes of instruction code until the decode unit is ready to accept them.
- Time to fetch many of the instructions in a microcomputer program is "hidden".
- Bus unit "Idle state" If queue is full and the execution unit is not requesting access to data in memory, BIU does not perform bus cycles.

Decode Unit

- Offloads the responsibility of instruction decoding from the execution unit.
- Reads machine code instructions from the output side of the instruction queue
- Decodes the instructions into the microcode instruction format used by the execution unit
- Contains an instruction queue that holds 3 fully decoded instruction
- Decoded instructions are held until requested by the execution unit

Execution Unit

- Responsible for executing instructions
- Element of the EU
 - Arithmetic/logic unit (ALU)
 - Performs the operation identified by the instruction: ADD, SUB, AND, etc.
 - Flags register
 - Holds status and control information
 - General-purpose registers
 - Holds address or data information
 - Control ROM
 - Contains microcode sequences that define operations performed by machine instructions
 - Special multiply, shift, and barrel shift hardware
 - Accelerate multiply, divide, and rotate operations

Operations of the Execution Unit

- Reads instructions from the instruction queue
- Accesses general purpose registers if necessary
- Generates memory address of data storage locations in memory if necessary
- Passes memory addresses to the segmentation and paging units and requests the bus unit to perform read or write bus cycles to access data operands in memory
- Performs the operation defined by the instruction on the selected data
- Tests the state of flags if necessary
- Updates the state of the flags based on the result produced by executing the instruction.

Segmentation and Paging Unit

- Off-load memory-management and protection services from the bus unit
- Segmentation unit
 - Implements real-mode and protected-mode segmentation model
 - Contains general registers, segment registers, and instruction pointer
 - Holds address and data operand information
- Segmentation unit address generation logic
 - Real-mode address generation
 - CS:IP \rightarrow code
 - DS:SI → data
 - Protected-mode address translation
 - Translates logical address to linear address
 - Protection checking

Segmentation and Paging Unit

- Paging unit
 - Implements protected-mode paging model
 - Contains translation look-aside buffer
 - Acts as a cache for recently used page directory entries and page table entries
 - Translates linear address output of segmentation unit to a physical page address
 - Not used in real mode

The Software Model

- programmer's understanding the operation of the microcomputer from a software point of view
- Elements of the software model
 - Register set
 - Memory address space
 - Input/output address space
- What the programmer must know about the microprocessor
 - Registers available within the device
 - Purpose of each registers
 - Function of each registers
 - Operating capabilities of each registers
 - Limitations of each register
 - Size of memory and input/output address spaces
 - Organization of memory and input/output address spaces
 - Types of data

Register Set



8- 32-bit registers

- (4) Data registers- EAX, EBX, ECX, EDX, can be used as 32, 16 or 8bit
- (2) Pointer registers- EBP, ESP
- (2) Index registers- ESI, EDI
- 7- 16-bit registers
 - (1) Instruction pointer- IP
 - (6) Segment registers- CS, DS, SS, ES, FS, GS
- Flags (status) register-EFLAGS
 - Control register- CR0

Memory and Input/Output



- Architecture implements independent memory and input/output address spaces
- Memory address space- 1,048,576 bytes long (1M-byte)
- Input/output address space- 65,536 bytes long (64K-bytes)

Prof. Yan Luo, UMass Lowell

Address Space



- Memory organized as individual bytes
- Data organization:
 - Byte: content of any individual byte address
 - Word: contents of two contiguous byte addresses
 - Double-word: contents of 4 contiguous byte addresses

Dedicated and General Use of Memory



Aligned Words, Double words



- Words and double words of data can be stored in memory at an even or odd address boundary
 - Examples of even address boundaries: 00000₁₆, 00002₁₆, 00004₁₆
 - Examples of odd address boundaries: 00001₁₆, 00003₁₆, 00005₁₆
 - Aligned double-words are stored at even addresses that are a multiple of 4
 - Examples are double words 0 and 4

Misaligned Words



- 80x86 architecture supports access or aligned or misaligned data
- Words stored across a double-word boundary are said to be "misaligned or unaligned words"

Examples are words 3 and 7

 Misaligned double-words are stored at addresses that are not a multiple of 4

Examples: double words 1, 2 and 3

 There is a performance impact for accessing unaligned data in memory (32-bit data bus)

Examples of Words of Data



"little endian" organization

- Most significant byte at high address
- Least significant byte at low address

Example [Fig. 2.5 (a)] $(02001_{16}) = 0101 \ 1010_2 = 5AH = MS$ -byte $(02000_{16}) = 1111 \ 0000_2 = F0H = LS$ -byte as a word they give $01011010 \ 11110000_2 = 5AF0H$

Example of Double Word

| Address | Memory (binary) | Memory (hexadecimal) | | |
|---------------------|--------------------|-------------------------|--|--|
| 02105 ₁₆ | 0000 0001 | 01 | | |
| 02104 ₁₆ | 0010 0011 | 23 | | |
| 02103 ₁₆ | 1010 1011 | АВ | | |
| 02102 ₁₆ | 1100 1101 | CD | | |
| 02101 ₁₆ | XXXX XXXX | XX | | |
| 02100 ₁₆ | xxxx xxxx | xx | | |
| | (a) | 1 | | |

LSB:

Address 02102H = CDH

MSB:

Address 02105H = 01H

- Arranging as 32-bit data gives Address 02102H =0123ABCDH
 - = 00000001 00100011 10101011 11001101₂
- Aligned or misaligned double word?

Unsigned Integers



- All numbers are binary in memory
- All bits represent data
- Types:

Sizes Range 8-bit $0H \rightarrow 255_{10}$ 16-bit $0H \rightarrow 65,535_{10}$

32-bit 0H
$$\rightarrow$$
 4,294,967,295₁₀

Signed Integers



- MSB is sign bit (0/1 -> +))
- Remaining bits represent value
- Negative numbers expressed in 2's complement notation
- Types:

SizesRange8-bit $-128 \rightarrow +127$ 16-bit $-32,768 \rightarrow +32,767$ 32-bit $-2,147,483,648 \rightarrow +2,147,483,647$

Integer Examples

Example 2.3 Unsigned double word integer = 00010000HExpressing in binary form = $0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ _2$ = 2^{16} = 65,536

Example 2.4

Signed double word integer = FFFEFFFH

BCD Numbers

| Decimal | BCD |
|---------|------|
| 0 | 0000 |
| 1 | 0001 |
| 2 | 0010 |
| 3 | 0011 |
| .4 | 0100 |
| 5 | 0101 |
| 6 | 0110 |
| 7 | 0111 |
| 8 | 1000 |
| 9 | 1001 |

(a)





 Direct coding of numbers as binary coded decimal (BCD) numbers supported

- Unpacked BCD [Fig.2.10(b)]
 - Lower four bits contain a digit of a BCD number
 - Upper four bits filled with zeros (zero filled)
- Packed BCD [Fig. 2.10(c)]
 - Lower significant BCD digit held in lower 4 bits of byte
 - More significant BCD digit held in upper 4 bits of byte

Example: Packed BCD byte at address 01000H is 10010001_2 , what is the decimal number?

Organizing as BCD digits gives,

 $1001_{BCD} 0001_{BCD} = 91_{10}$

Triebel, The 80386, 80486 and Pentium Processor Prof. Yan Luo, UMass Lowell

(c)

ASCII Data

| | | | 1 | | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
|----|----|----------------|----------------|---------|-----|-----|-----|---|----------|---|---|-----|
| | | | | 07 b | | Ň | 1 | 1 | | | | ; |
| | | | | 06 5 | 0 | 1 | , | | Ň | 1 | | |
| | | | | D5 | | | | | <u> </u> | | 0 | |
| b4 | b3 | b ₂ | b ₁ | н, Н | Q | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| 0 | 0 | 0 | 0 | 0 | NUL | DLE | SP | 0 | 0 | P | • | р |
| 0 | 0 | 0 | 1 | 1 | SOH | DC1 | 1 | 1 | A | ٩ | а | q |
| 0 | Ò | 1 | 0 | 2 | STX | DC2 | " | 2 | В | R | b | r |
| Ö | 0 | 1 | 1 | 3 | ETX | DC3 | # | 3 | C | s | C | S |
| 0 | 1 | 0 | 0 | 4 | EOT | DC4 | \$ | 4 | D | Т | d | t |
| 0 | 1 | 0 | 1 | 5 | ENQ | NAK | % | 5 | E | υ | ę | ų |
| 0 | 1 | 1 | 0 | 6 | ACK | SYN | & | 6 | F | v | f | v |
| 0 | 1 | 1 | 1 | 7 | BEL | ЕТВ | , | 7 | G | w | g | ¥ |
| 1 | 0 | 0 | 0 | 8 | BS | CAN | (| 8 | н | x | h | × |
| 1 | 0 | 0 | 1 | 9 | нт | EM |) | 9 | Ι | Y | i | Y |
| 1 | 0 | 1 | Ó | A | LF | SUB | * | : | J | Z | j | z |
| 1 | 0 | 1 | 1 | В | V | ESC | + | ; | к | ſ | k | } |
| 1 | 1 | 0 | 0 | С | FF | FS | , | < | L | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | D | CR | GS | - | = | м |] | m | { . |
| 1 | 1 | 1 | 0 | E | so | RS | · · | > | N | ^ | n | ~ |
| 1 | 1 | 1 | 1 | F | SI | US | / | ? | 0 | - | 0 | DEL |



(a)

- American Code for Information
 Interchange (ASCII) code
- ASCII information storage in memory
 - Coded one character per byte
 - 7 LS-bits = $b_7 b_6 b_5 b_4 b_3 b_2 b_1$
 - MS-bit filled with 0

Example: Addresses 01100H-01104H contain ASCII coded data 01000001, 01010011, 01000011, 01001001, and 01001001, respectively. What does the data stand for?

$$0\ 101\ 0011_{ASCI} = S$$

$$0\ 100\ 0011_{ASCII} = C$$

0 100 1001_{ASCII} = I

Active Segments of Memory

FEFFFH

Code segment Stack seament 80386DX CS D data SS segment DS ES FS É data GS segment F data segment G data segment 00000H

Memory Segmentation

- Not all of the 80386 real-mode address space is active at one time
- Address value in a segment register points to the lowest addressed byte in an active segment
- Size of each segment is 64K <u>contiguous</u> byte
- Total active memory is 384k bytes
 - 64K-bytes for code
 - 64K-bytes for stack
 - 256K-bytes for data
- Six Segment Registers
 - Code segment (CS) register- Code storage
 - Stack segment (SS) register- Stack storage
 - Data segment (DS, ES, FS, GS) register-

Data storage

User access, Restrictions, and Orientation



Segment registers are user accessible

- Programmer can change values under software control
- Permits access to other parts of memory
- Example: a new data space can be activated by replace values in DS, ES, FS, and GS
- Restriction on the starting address of a segment of memory
 - Reside on a 16 byte address boundary
 - Examples: 00000H, 00010H, 00020H
- Orientation of segments:
 - Contiguous—A&B or D,E&G
 - Adjacent—none shown
 - Disjointed—C&F
 - Overlapping—B&C

Accessing Code Memory Space

Instruction pointer (IP): location of the next double word of instruction code to be fetched from the current code segment

- 16-bit offset—address pointer
- Logical address CS:IP forms 20-bit physical address for next instruction
- Instruction fetch sequence
 - 80386DX prefetches a double word of instruction code from code segment in memory into instruction stream queue
 - IP = IP + 4
 - Decoded by the instruction decoder
 - Placed in the instruction queue to await execution
 - 80386DX prefetches up to 16 byte of code
 - Decoded instruction is read from output of instruction queue
 - Operands read from data memory, internal registers, or the instruction queue
 - Operation specified by the instruction performed on operands
 - Results written to data memory or and internal register
 - Flags updated

General Purpose Data Registers



| (u) | | | | | |
|-----------------|---|--|--|--|--|
| Register | Operations | | | | |
| EAX, AX, AH, AL | ASCII adjust for addition/subtraction Convert byte to word/word to double word double word to quad word Decimal adjust for addition/subtraction Unsigned multiply/divide Signed divide Input/output operations Load/store flags Load/compare/store string operations Table-lookup translations | | | | |
| EBX, BX, BH, BL | Table-lookup translations | | | | |
| ECX, CX, CH, CL | Loop operations Repeat string operations Variable shift/rotate operations | | | | |
| EDX, DX, DH, DL | Indirect input/output operations Input/output string operations Unsigned word/double word multiply | | | | |

Signed word/double word divide

(b)

Unsigned word/double word divide

- Four general purpose data registers
 - Accumulator (A) register
 - Base (B) register
 - Count (C) register
 - Data (D) register
- Can hold 8-bit, 16-bit, or 32-bit data
 - AH/AL = high and low byte value
 - AX = word value
 - EAX = double word value
- Uses:
 - Hold data such as source or destination
 - operands for most operations—ADD, AND, SHL
 - Hold address pointers for accessing memory
- Some also have dedicated special uses
 - C—count for loop,
 - B—table look-up translations, base address
 - D—indirect I/O and string I/O

Pointer Registers

- Pointers are offset addresses used to access information in a segment of memory
- Two pointer registers
 - Stack pointer register



- ESP = 32-bit extended stack pointer
- SP = 16-bit stack pointer
- Base pointer register
 - EBP = 32-bit extended base pointer
 - BP = 16-bit base pointer

 Use to access information in stack segment of memory

- SP and BP are offsets from the current value of the stack segment base address
- Select a specific storage location in the current 64K-byte stack segment
- SS:SP—points to top of stack (TOS)
- SS:BP—points to data in stack

Index Registers

- Value in an index register is also an address pointer
- Two index registers
 - Source index register



- ESI = 32-bit source index register
- SI = 16-bit source index register
- Destination index registers
 - EDI = 32-bit destination index register
 - DI = 16-bit destination index register
- Used to access source and destination
- ⁻⁻⁻ Destination index operands in data segment of memory
 - DS:SI—points to source operand in data segment
 - DS:DI—points to destination operand in data segment
 - Also used to access information in the extra segment (ES)

Flags Register

| CONTROL FLAGS | STATUS FLAGS | ■ Tw |
|------------------|-----------------|---|
| | SF ZF AF PF | CF CARRY PARITY AUXILIARY CARRY ZERO SIGN OVERFLOW INTERRUPT-ENABLE DIRECTION TRAP |

- FLAGS register: 32-bit register used to hold single bit status and control information called flags
- 9 active flags in real mode
- Two categories
 - Status Flags—indicate conditions that are the result of executing an instruction
 - Execution of most instructions updates status
 - Used by control flow instructions as test conditions
 - Control Flags—control operating functions of the processor
 - Used by software to turn on/off operating capabilities

Status Flags



Examples of Status Flags—CF, PF, ZF, SF, OF, AF
 Carry flag (CF)

1 = carry-out or borrow-in from MSB of the result during the execution of an arithmetic instruction

0 = no carry or borrow has occurred
Parity flag (PF)

- 1 = result produced has even parity
- 0 = result produced has odd parity
- Zero flag (ZF)
 - 1 = result produced is zero
 - 0 = result produced is not zero

Sign bit (SF)

- 1 = result is negative
- 0 = result is positive
- Others
 - Overflow flag (OF)
 - Auxiliary carry flag (AF)

Control Flags



Trap flag (TF)

- 1/0 = turn on/off single-step mode
- Mode useful for debugging
- Employed by monitor to execute one instruction at a time (single step execution)
- Interrupt flag (IF)
 - Used to enable/disable external maskable interrupt requests
 - 1/0 = enable/disable external interrupts
- Direction flag (DF)
 - Used to determine the direction in which string operations occur
 - 1/0 = automatically decrement/increment string address—proceed from high address to low address

Logical and Physical Addresses



 Logical address: real-mode architecture described by a segment base address and an offset
 Segment base address (CS,DS, ES, SS, etc.) are 16 bit quantities
 Offsets (IP, SI, DI, BX, DX, SP, BP, etc.) are 16bit
 Examples: CS:IP 100H:100H Code access DS:SI 2000H:1EFH Data access

- SS:SP F000H:FFH Stack access
- Physical Address: actual address used for accessing memory

accessing memory

- 20-bits in length
- Formed by:
 - Shifting the value of the 16-bit segment base address left 4 bit positions
 - Filling the vacated four LSBs with 0s
 - Adding the 16-bit offset

Generating a Real-Mode Memory Address

Segment base address = 1234H Offset = 0022H



 $1234H = 0001001000110100_2$ $0022H = 0000000000100010_2$

Shifting base address, 0001001000110100**0000**₂ = 12340H

Adding binary segment address and offset $0001001000110100000_2 + 0000000000100010_2$ = 00010010001101100010_2 = 12362H In hex: 12340H + 0022H = 12362H

Boundaries of a Segment



Relationship between Logical and Physical Addresses



 Many different logical address can map to the same physical address

Examples:

2BH:13H = 002B0H+0013H = 002C3H

2CH:3H = 002C0H + 0003H = 002C3H

Said to be "aliases"

The Stack

SS:FFFEH | Bottom of stack

Memory

80386DX

SP

SS

(word-wide)

SS:SP

Stack segment

.

SS:0002H End of stack

- Stack—temporary storage area for information such as data and addresses
 - Located in stack segment of memory
 - Real mode—64K bytes long
 Organized as 32K words
 - Information saved as words or double words, not bytes
- Top of stack Organization of stack
 - SS:0002H→ end of stack (lowest addressed word)
 - SS:FFFEH \rightarrow bottom of stack (highest addressed word)
 - SS:SP→ top of stack (last stack location where data was pushed)
 - Stack grows down from higher to lower address
 - Used by call, push, pop, and return operations
 - PUSH ESI \rightarrow causes the current content of the ESI register to be pushed onto the stack
 - POP ESI \rightarrow causes the value at the top of the stack
 - to be popped back into the ESI register

Triebel, The 80386, 80486 and Pentium Processor

The Stack - Push Stack Operation



Status of the stack prior to execution of the instruction PUSHAX AX = 1234HSS = 0105H $A_{EOS} = SS:02 \rightarrow 01052H = end of stack$ SP = 0008H $A_{TOS} = SS:SP \rightarrow 01058H = current top of$ stack $A_{BOS} = SS:FFFE \rightarrow 1104EH$ BBAAH = Last value pushed to stack Addresses < 01058H = invalid stack data Addresses >= 01058H = valid stack data In response to the execution of PUSH AX instruction 1. SP \rightarrow 0006 decremented by 2 $A_{TOP} \rightarrow 01056H$ 2. Memory write to stack segment AI = $34H \rightarrow 01056H$ $AH = 12H \rightarrow 01057H$

Triebel, The 80386, 80486 and Pentium Processor

Prof. Yan Luo, UMass Lowell

The Stack- Pop Stack Operation



Prof. Yan Luo, UMass Lowell

POP AX POP BX

I/O Address Space



- Input/output address space
 - Place where I/O devices are normally implemented
 - I/O addresses are only 16-bits in length
 - Independent 64K-byte address space
 - Address range 0000H through FFFFH
- Page 0
 - First 256 byte addresses → 0000H
 - 00FFH
 - Can be accessed with direct or variable I/O instructions
 - Ports F8H through FF reserved

Organization of the I/O Data

| | | Input/output data organization |
|------------------------|-------------|--|
| | | Supports byte, word, and double-word I/O ports |
| | r | 64K independent byte-wide I/O ports |
| FFFF ₁₈ | Port 65535 | 32K independent word-wide I/O ports |
| | I/O address | 16K independent double-word-wide I/O ports |
| • | space | Examples (aligned I/O ports): |
| • • | | Byte ports 0,1,2 \rightarrow addresses 0000H, 0001H, and 0002H |
| 00FF16 | Port 255 | Word ports $0,1,2 \rightarrow$ addresses 0000H, 0002H, 0004H |
| 00FE16 | Port 254 | Double-word ports 0.1.2 \rightarrow addresses 0000H 0004H |
| | | 0008H |
| e 0 0004 ₁₆ | Port 4 | Advantages of Isolated I/O |
| 0003 ₁₆ | Port 3 | - Complete memory address space available for use by |
| 000216 | Port 2 | |
| 0001 ₁₆ | Port 1 | Bort 0 (16 hit port) Memory |
| L 0000 ₁₆ | Port 0 | I/O instructions tailored to maximize performance |
| | | Diagdyantage of lealeted 1/0 |

- Disadvantage of Isolated I/O
 - All inputs/outputs must take place between I/O port and accumulator register