## Chapter 5

## Real-Mode 80386DX Microprocessor Programming 1 <br> Part 2

The 80386, 80486, and Prentium Processors,Triebel
Prof. Yan Luo, UMass Lowell

## Introduction

### 5.2 Data-Transfer Instructions <br> 5.3 Arithmetic Instructions <br> 5.4 Logic Instructions <br> 5.5 Shift Instructions <br> 5.6 Rotate Instructions <br> 5.7 Bit Test and Bit Scan Instructions

## Logic Instructions

## AND $\rightarrow$ Logical AND

- OR $\rightarrow$ Logical inclusive-OR
- XOR $\rightarrow$ Logical exclusive-OR
- NOT $\rightarrow$ Logical NOT
- Logical AND Instruction-AND
- AND format and operation:

AND D,S
(S) AND (D) $\rightarrow$ (D)

- Logical AND of values in two registers AND AX,BX (AX) AND (BX) $\rightarrow$ (AX)
- Logical AND of a value in memory and a

| Mnẹmonic | Meaning | Format | Operation | Flaps Affected |
| :---: | :---: | :---: | :---: | :---: |
| AND | Logical AND | AND D, ${ }^{\text {S }}$ | (S) $\cdot$ (D) $\rightarrow$ (D) | OF, SF, ZF, PF, CF |
| OR | Logical Inc̣lusive-OR | OR D,S | (S) + (D) $\rightarrow$ (D) | OF, SF, 2F, PF, CF |
| Xor | Logical Exclusive-OR | XOR D, S | (S) $\oplus$ (D) $\rightarrow$ (D) | $\mathrm{OF}_{\mathbf{O}} \mathbf{S F}, \mathbf{Z F}, \mathrm{PF}, \mathrm{CF}$ |
| not | Logical NOT | NOT D | $\left(\mathrm{D}_{\mathrm{D}}\right) \rightarrow$ (D) | None |

(a)

AND [DI],AX
(DS:DI) AND (AX) $\rightarrow$ (DS:DI)

- Logical AND of an immediate operand with a value in a register or memory AND AX,100H (AX) AND IMM16 $\rightarrow$ (AX)
- Flags updated based on result
- CF, OF, SF, ZF, PF
- AF undefined The 80386, 80486, and Prentium Processors,Triebel


## Logic Instructions- Example

| Instruction | (AL) |
| :--- | :---: |
| MOV AL,01010101B | 01010101 |
| AND AL,00011111B | 00010101 |
| OR AL,11000000B | 11010101 |
| XOR AL,00001111B | 11011010 |
| NOT AL | 00100101 |



The 80386, 80486, and Prentium Processors,Triebel

## Logic Instructions- Mask Application

Mask-to clear a bit or bits of a byte, word, or double word to 0 .

- AND operation can be used to perform the mask operation
- 1 AND $0 \rightarrow 0 ; 0$ and $0 \rightarrow 0$
- A bit or bits are masked by ANDing with 0
- 1 AND $1 \rightarrow 1$; 0 AND $1 \rightarrow 0$
- ANDing a bit or bits with 1 results in no change
- Example: Masking the upper 12 bits of a value in a register

$$
\begin{aligned}
& \text { AND AX,000FH } \\
& \text { (AX) =FFFF } \\
& \text { IMM16 AND (AX) } \rightarrow \text { (AX) } \\
& \text { 000FH AND FFFFH }=0000000000001111_{2} \text { AND } 1111111111111111_{2} \\
& =0000000000001111_{2} \\
& \text { = 000FH }
\end{aligned}
$$

- OR operation can be used to set a bit or bits of a byte, word, or double word to 1
- X OR $0 \rightarrow X$; result is unchanged
- X or $1 \rightarrow 1$; result is always 1
- Example: Setting a control flag in a byte memory location to 1

MOV AL,[CONTROL_FLAGS]
OR AL, 10H ;00010000 sets fifth bit-b4
MOV [CONTROL_FLAGS],AL
The 80386, 80486, and Prentium Processors,Triebel

## Shift Instructions

SAL/SHL $\rightarrow$ Shift arithmetic left/shift logical left

- SHR $\rightarrow$ Shift logical right
- SAR $\rightarrow$ Shift arithmetic right
- SHLD $\rightarrow$ Double precision shift left
- SHRD $\rightarrow$ Double precision shift right
- Perform a variety of shift left and shift right operations on the bits of a destination data operand
- Basic shift instructions-SAL/SHL, SHR, SAR
- Destination may be in either a register or a storage location in memory
- Shift count may be:

1= one bit shift
CL = 1 to 255 bit shift
IMM8 = 1 to 255 bit shift

- Flags updated based on result
- CF, SF, ZF, PF
- AF undefined
- OF undefined if Count $\neq 1$. 1 . 1 .


## Operation of the SAL/SHL Instruction

- Typical instruction-count of 1 SHL AX,1
- Before execution


Dest $=(A X)=1234 \mathrm{H}=0001001000110100_{2}$, Count $=1, C F=X$

- Operation
- The value in all bits of AX are shifted left one bit position
- Emptied LSB is filled with 0
- Value shifted out of MSB goes to carry flag
- After execution

Dest $=(A X)=2468 \mathrm{H}=0010010001101000_{2}, C F=0$

- Conclusion:
- MSB has been isolated in CF and can be acted upon by control flow instruction- conditional jump
- Result has been multiplied by 2


## Operation of the SHR Instruction

Typical instruction-count in CL SHR AX,CL

- Before execution

(b)

Dest $=(A X)=1234 \mathrm{H}=4660_{10}=0001001000110100_{2}$
Count $=02 \mathrm{H}, \mathrm{CF}=\mathrm{X}$

- Operation
- The value in all bits of $A X$ are shifted right two bit positions
- Emptied MSBs are filled with 0s
- Values shifted out of LSBs go to carry flag
- After execution

$$
\text { Dest }=(A X)=048 D H=1165_{10}=0000010010001101_{2}, C F=0
$$

- Conclusion:
- Bit 1 has been isolated in CF and can be acted upon by control flow instruction- conditional jump
- Result has been divided by 4
- 4 X $1164=4660$


## Operation of the SAR Instruction



- Typical instruction-count in CL SAR AX,CL
- Before execution
 Dest $=(A X)=091 A H=0000100100011010_{2}=+2330$, Count $=02 \mathrm{H}, \quad \mathrm{CF}=\mathrm{X}$
- Operation
- The value in all bits of $A X$ are shifted right two bit positions
- Emptied MSB is filled with the value of the sign bit-sign maintained
- Values shifted out of LSBs go to carry flag
- After execution

$$
\text { Dest }=(A X)=0246 \mathrm{H}=0000001001000110_{2}=+582, C F=1
$$

- Conclusion
- Bit 1 has been isolated in CF and can be acted upon by control flow instruction- conditional jump
- Result has been signed extended
- Result value has been divided by 4 and rounded to integer
- $4 \mathrm{X}+582=+2328$

The 80386, 80486, and Prentium Processors,Triebel

## SAR Instruction Execution

- Debug execution of SAR example

```
C:\DOS>DEBUG
-A
1342:0100 SAR AX,CL
1342:0102
-R AX
AX }000
:091A
-R CX
Cx }000
:2
-R F
NV UP EI DL NZ NA PO NC -
AX=0246 BX=0000 CX=0002 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000
DS=1342 ES=1342 SS=1342 CS=1342 IP=0102 NV UP EI PL NZ AC PO CY
1342:0102 B98AFF MOV CX,FF8A
-Q
C:\DOS>
```


## Shift Instructions- Application

Application-Isolating a bit of a byte of data in memory in the carry flag

- Example:
- Instruction sequence

MOV AL,[CONTROL_FLAGS]
MOV CL, 04H
SHR AL,CL

- Before execution
(CONTROL_FLAGS) = B7B6B5B4B3B2B1B0
- After executing $1^{\text {st }}$ instruction (AL) =B7B6B5B4B3B2B1B0
- After executing 2nd instruction $(C L)=04 H$
- After executing 3rd instruction $(A L)=0000 B 7 B 6 B 5 B 4$ (CF) $=\mathrm{B} 3$


## Rotate Instructions

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| ROL | Rotate left | ROL D, Count | Rotate the ( $D$ ) left by the number of bit positions equal to Count. Each bit shifted out from the leftmost bit goes back into the rightmost bit position | CF <br> OF undefined if Count $\neq 1$ |
| ROR | Rotate right | ROR D, Count | Rotate the ( $D$ ) right by the number of bit positions equal to Count. Each bit shifted out from the rightmost bit goes into the leftmost bit position | CF OF undefined if Count $\neq 1$ |
| RCL | Rotate left through carry | RCL D, Count | Same as ROL except carry is attached to (D) for rotation | CF <br> OF undefined if Count $\neq 1$ |
| RCR | Rotate right through carry | RCR D, Count | Same as ROR except carry is attached to (D) for rotation | CF <br> OF undefined if Count $\neq 1$ |

(a)

| Destination | Count |
| :--- | :--- |
| Register | $\mathbf{1}$ |
| Register | CL |
| Register | Imm8 |
| Memory | 1 |
| Memory | CL |
| Memory | Imm8 |

(b)

- Variety of rotate instruction provided
- ROL $\rightarrow$ Rotate left
- ROR $\rightarrow$ Rotate right
- RCL $\rightarrow$ Rotate left through carry
- RCR $\rightarrow$ Rotate right through carry
- Perform a variety of rotate left and rotate right operations on the bits of a destination data operand
Overview of function
- Destination may be in either a register or a storage location in memory
- Rotate count may be:

1= one bit rotate
$C L=1$ to 255 bit rotate
IMM8 = 1 to 255 bit rotate

- Flags updated based on result
- CF
- OF undefined if Count $\neq 1$
- Used to rearrange information

The 80386, 80486, and Prentium Processors,Triebel

## Operation of the ROL Instruction

- Typical instruction-count of 1 ROL AX,1
- Before execution

Dest $=(A X)=1234 H$

$=0001001000110100_{2}$
(a)

Count $=1$
$C F=0$

- Operation
- The value in all bits of $A X$ are rotated left one bit position
- Value rotated out of the MSB is reloaded at LSB
- Value rotated out of MSB copied to carry flag
- After execution

Dest $=(A X)=2468 \mathrm{H}=0010010001101000_{2}$
$C F=0$

## Operation of the ROR Instruction

- Typical instruction-count in CL ROR AX,CL
- Before execution

$$
\begin{aligned}
\text { Dest }=(A X) & =1234 \mathrm{H} \\
= & 0001001000110
\end{aligned}
$$



Count $=04 \mathrm{H}, \mathrm{CF}=0$

- Operation
- The value in all bits of $A X$ are rotated right four bit positions
- Values rotated out of the LSB are reloaded at MSB
- Values rotated out of MSB copied to carry flag
- After execution

Dest $=(A X)=4123 H=0100000100100011_{2}$
$C F=0$

- Conclusion:
- Note that the position of hex characters in AX have be rearranged


## Operation of the RCL Instruction

- RCL instruction operation
- Typical instruction-count in CL
 RCL BX,CL
- Before execution

Dest $=(B X)=1234 \mathrm{H}=0001001000110100_{2}$
Count $=04 \mathrm{H}, \mathrm{CF}=0$

- Operation
- The value in all bits of AX are shifted left four bit positions
- Emptied MSBs are rotated through the carry bit back into the LSB
- Last value rotated out of MSB retained in carry flag
- First rotate loads prior value of CF at the LSB
- After execution

Dest $=(B X)=2340 \mathrm{H}=0010001101000000_{2}$
$C F=1$

## RCR Example



## Rotate Instructions- Application

MOV AL,[HEX_DIGITS] MOV BL,AL<br>MOV CL,04H<br>ROR BL,CL<br>AND AL,OFH<br>AND BL,OFH<br>ADD AL,BL

- Disassembling and adding 2 hex digits $1^{\text {st }}$ Instruction $\rightarrow$ Loads AL with byte containing two hex digits
$2^{\text {nd }}$ Instruction $\rightarrow$ Copies byte to BL $3^{\text {rd }}$ Instruction $\rightarrow$ Loads rotate count $4^{\text {th }}$ instruction $\rightarrow$ Aligns upper hex digit of BL with lower digit in AL
$5^{\text {th }}$ Instruction $\rightarrow$ Masks off upper hex digit in AL
$6^{\text {th }}$ Instruction $\rightarrow$ Masks off upper for bits of BL
$7^{\text {th }}$ Instruction $\rightarrow$ Adds two hex digits


## Bit Test and Bit Scan Instructions

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| BT | Bit test | BT D, S | Saves the value of the bit in D specified by the value in $S$ in CF. | CF <br> OF, SF, ZF, AF, PF undefined |
| BTR | Bit test and reset | BTR D, S | Saves the value of the bit in $D$ specified by the value in $\mathbf{S}$ in CF and then resets the bit in D. | CF <br> OF, SF, ZF, AF, PF undefined |
| BTS | Bit test and set | BTS D. 5 | Saves the value of the bit in D specified by the value in S in CF and then sets the bit in $D$. | $\mathrm{CF}$ <br> OF, SF, ZF, AF, PF undefined |
| BTC | Bit test and complement | BTC D, S | Saves the value of the bit in $D$ specified by the value in S in CF and then complements the bit in D. | CF <br> OF, SF, ZF, AF, PF undefined |
| BSF | Bit scan forward | BSF D, S | Scan the source operand starting from bit $0 . Z F=0$ if all bits are 0 , else $Z F=1$ and the destination operand is loaded with the bit index of the first set bit. | ZF <br> OF, SF, AF, PF, CF undefined |
| BSR | Bit scan reverse | BSR D, S | Scan the source operand starting from the MSB. ZF $=0$ if all bits are 0 , else $Z F=1$ and the destination operand is loaded with the bit index of the first set bit. | $\begin{aligned} & \text { ZF } \\ & \text { OF, SF, AF, PF, CF } \\ & \text { undefined } \end{aligned}$ |

(a)

| Destination | Source |
| :--- | :--- |
| Reg16 | Reg16 |
| Reg16 | Imm8 |
| Reg32 | Reg32 |
| Reg32 | Imm8 |
| Mem16 | Reg16 |
| Mem16 | Imm8 |
| Mem32 | Reg32 |
| Mem32 | Imm8 |

(b)

| Destination | Source |
| :--- | :--- |
| Reg16 | Reg16 |
| Reg16 | Mem16 |
| Reg32 | Reg32 |
| Reg32 | Mem32 |

(c)

- BT $\rightarrow$ Bit test
BTS $\rightarrow$ Bit test and set
- RTC $\rightarrow$ Bit test and complement
- Format of bit test instruction: BT(x) D,S
- (S) $\rightarrow$ index that selects the position of the bit tested
(S) = IMM8, Reg16, or Reg32
- (D) $\rightarrow$ Holds value tested
(D) = Reg16, Reg32, Mem16, or Mem32
- Operation:
- Enables the programmer to test the state of a bit in a value held in a register or memory location
- All $\rightarrow$ Save the value of the selected bit in the CF
- BT $\rightarrow$ Leaves selected bit unchanged
- BTR $\rightarrow$ Clears the bit
- BTS $\rightarrow$ Sets the bit
- BTC $\rightarrow$ Complements the bit

The 80386, 80486, and Prentium Processors,Triebel
Prof. Yan Luo, UMass Lowell

## Bit Test Instructions

- Example: BTC BX,7
- Before execution

$$
(B X)=03 F 0 H=00000011111110000_{2}
$$

$$
\text { IMM8 = } 7
$$

- After Execution (CF) $=1$
$(B X)=0370 H=000000111 \underline{1} 1110000_{2}$


## Bit Scan Instructions

- BSF $\rightarrow$ Bit scan forward
- BSR $\rightarrow$ Bit scan reverse
- Format of bit scan instructions: BS(x) D,S
- $(S) \rightarrow$ Holds value for which bits are tested to be 0
(S) = Reg16, or Reg32
- (D) $\rightarrow$ Index of first bit that tests as non-zero

$$
(D)=R e g 16, R e g 32
$$

- Operation:
- Enable the programmer to test a value in a register or memory location to determine if all of its bits are 0
- BSF $\rightarrow$ Scans bits starting from bit 0

Set $Z F=0$ if all bits are found to be zero
Sets ZF = 1 when first 1 bit detected and places index of that bit into destination

- BSR $\rightarrow$ Scans bits starting from MSB

Set ZF $=0$ if all bits are found to be zero
Sets $Z F=1$ when first 1 bit detected and places index of that bit into destination

- Example:

BSF ESI,EDX $\rightarrow$ 32-bits of EDX scanned starting from $\mathrm{B}_{0}$
The 80386, 80486, and Prentium Processors,Triebel

