## Chapter 5

Real-Mode 80386DX
Microprocessor Programming 1
Part 1

## Introduction

### 5.2 Data-Transfer Instructions <br> 5.3 Arithmetic Instructions <br> 5.4 Logic Instructions <br> 5.5 Shift Instructions <br> 5.6 Rotate Instructions <br> 5.7 Bit Test and Bit Scan Instructions

## Move Instruction

- Used to move (copy) data between:
- Registers
- Register and memory
- Immediate operand to a register or memory

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| MOV | Move | MOV D, S | $(S) \rightarrow(D)$ | None |

(a)

| Destination | Source |
| :--- | :--- |
| Memory | Accumulator |
| Accumulator | Memory |
| Register | Register |
| Register | Memory |
| Memory | Register |
| Register | Immediate |
| Memory | Immediate |
| Seg-reg | Reg16 |
| Segreg | Mem16 |
| Reg16 | Seg-reg |
| Mem16 | Seg-reg |
| Register | Spec-reg |
| Spec-reg | Register |

(b)

General format: MOV D,S
Operation: Copies the content of the source to the destination
(S) $\rightarrow$ (D)

- Source contents unchanged
- Flags unaffected
- Allowed operands

Register
Memory
Accumulator (AH,AL,AX,EAX)
Immediate operand (S only)
Segment register (Seg-reg)

- Example:

MOV [SUM],AX
(AL) $\rightarrow$ (address SUM)
(AH) $\rightarrow$ (address SUM +1 )
The 80386, 80486, and Prentium PropessordTriebs'sing mode of the destinathon?
Prof. Yan Luo, Unass Lowell

## Example of Move Instruction

- Example


MOV DX,CS
Source $=$ CS $\rightarrow$ word data
Destination = DX $\rightarrow$ word data
Operation: (CS) $\rightarrow$ (DX)

- State before fetch and execution

CS:IP = 0100:0100 = 01100H
Move instruction code $=8 \mathrm{CCAH}$
(01100H) $=8 \mathrm{CH}$
(01101H) = CAH
$(C S)=0100 \mathrm{H}$
(DX) $=$ XXXX $\rightarrow$ don't care state

## Example of Move Instruction

- Example (continued)
- State after execution



## Exeuction of Move Instruction

- Debug execution example

MOV CX,[20]
DS = 1A00
(DS:20) = AA55H
(1A00:20) $\rightarrow$ (CX)
$C: \ D O S>$ DEBUG
-R
$\begin{array}{lrrrrrr}\mathrm{AX}=0000 & \mathrm{BX}=0000 & \mathrm{CX}=0000 & \mathrm{DX}=0000 & \mathrm{SP}=\mathrm{FEEE} & \mathrm{BP}=0000 & \mathrm{SI}=0000 \\ \mathrm{DS}=1342 & \mathrm{ES}=1342 & \mathrm{SS}=1342 & \mathrm{CS}=1342 & \mathrm{IP}=0100 & \text { NV UP EI PL NZ NA PO NC } \\ 1342: 0100 & 0 \mathrm{~F} & \mathrm{DB} & 0 \mathrm{~F} & & \end{array}$

## -A

1342:0100 MOV CX,[20]
1342:0104
-R DS
DS 1342
: 1A00
-E 2055 AA
-T

| $A X=0000$ | $B X=0000$ | $C X=A A 55$ | $D X=0000$ | $S P=F F E E$ | $B P=0000 \quad S I=0000 \quad D I=0000$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $D S=1 A 00$ | $E S=1342$ | $S S=1342 \quad C S=1342$ | $I P=0104$ | NV UP EI PL NZ NA PO NC |  |
| $1342: 0104$ | $F F F 3$ | PUSH | $B X$ |  |  |
| $-Q$ |  |  |  |  |  |
| $C: \backslash D O S>$ |  |  |  |  |  |

## Usage of Move Instruction

- Example—Initialization of internal registers with immediate data and address information
MOV AX,2000H
MOV DS, AX
MOV ES, AX
MOV AX,3000H
MOV SS,AX
MOV AX,OH
MOV BX,AX
MOV CX,OAH
MOV DX,100H
MOV SI,200H
MOV DI,300H
- DS, ES, and SS registers initialized from immediate data via AX
IMM16 $\rightarrow$ (AX)
$(A X) \rightarrow(D S) \&(E S)=2000 H$
IMM16 $\rightarrow$ (AX)
$(A X) \rightarrow(S S)=3000 H$
- Data registers initialized

IMM16 $\rightarrow$ (AX) $=0000 \mathrm{H}$
$(A X) \rightarrow(B X)=0000 H$
IMM16 $\rightarrow(C X)=000 A H$ and $(D X)=0100 H$

- Index register initialized from immediate operands
IMM16 $\rightarrow(\mathrm{SI})=\mathbf{0 2 0 0 H}$ and $(\mathrm{DI})=\mathbf{0 3 0 0 H}$


## Sign-Extend and Zero-Extend Move Instruction

- Sign-Extend Move instruction
- Used to move (copy) data between two registers or memory and a register and extend the value

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| MOVSX | Move with <br> sign-extend | MOVSX D,S | (S) $\rightarrow$ (D) <br> MSBs of D are <br> filled with sign <br> bit of S | None |
| MOVZX | Move with <br> Zero-extend | MOVZX D, S | (S) $\rightarrow$ (D) <br> MSBs of D are <br> filled with 0 | None |

(a)

| Destination | Source |
| :--- | :--- |
| Reg16 | Reg8 |
| Reg32 | Reg8 |
| Reg32 | Reg16 |
| Reg16 | Mem8 |
| Reg32 | Mem8 |
| Reg32 | Mem16 |

(b)

Where might one use these instructions?

Why both sign
extend and zero
extend? with the value of the sign bit

- General format:

MOVSX D,S

- Operation: Copies the content of the source to the destination
$(S) \rightarrow(D)$; source contents unchanged
- Sign bit $\rightarrow$ extended through bit 16 or 32
- Flags unaffected
- Examples: MOVSX EBX,AX

Where: (AX) = FFFFH
$\mathrm{S}=\mathrm{Reg} 16$ D = Reg32 Sign bit (AX) = 1 FFFFFFFFH $\rightarrow$ (EBX)

- Zero-Extend Move instruction-MOVZX
- Operates the same as MOVSX except extends with zeros
- Example:MOVZX CX, Byte Pointer [DATA_BYTE]

Where: $($ DATA_BYTE) $=\mathrm{FFH}, \mathrm{S}=\mathrm{Mem8,D}=$ Reg16
The 80386, 80486, and Prentium Process $8 \mathbb{F} F$ Triegel $(C X)$
Prof. Yan Luo, UMass Lowell

## Exchange Instruction

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| XCHG | Exchange | XCHG D, S | $(D) \leftrightarrow(S)$ | None |

(a)

| Destination | Source |
| :--- | :--- |
| Accumulator | Reg16 |
| Accumulator | Reg32 |
| Memory | Register |
| Register | Register |

(b)

- Used to exchange the data between two data registers or a data register and memory
- General format: XCHG D,S
- Operation: Swaps the content of the source and destination
- Both source and destination change
(S) $\rightarrow$ (D)
(D) $\rightarrow$ (S)
- Flags unaffected
- Special accumulator destination version executes faster
- Examples: XCHG AX,DX
(Original value in AX) $\rightarrow$ (DX)
(Original value in $D X$ ) $\rightarrow$ (AX)


## Example of Exchange Instruction



- Example XCHG [SUM],BX

Source $=B X \rightarrow$ word data
Destination = memory address SUM $\rightarrow$ word data
Operation:

$$
\begin{aligned}
& (S U M) \rightarrow(B X) \\
& (B X) \rightarrow(S U M)
\end{aligned}
$$

- State before fetch and execution CS:IP = 1100:0101 = 11101 H
XCHG instruction code $=871 \mathrm{E} 3412 \mathrm{H}$ $(01104 \mathrm{H}, 01103 \mathrm{H})=1234 \mathrm{H}=$ SUM (DS) $=1200 \mathrm{H}$
(BX) $=11 \mathrm{AA}$
$(D S: S U M)=(1200: 1234)=00 F F H$


## Example of Exchange Instruction



- Example (continued)
- State after execution

CS:IP = 1100:0105 = 11105H
$11105 \mathrm{H} \rightarrow$ points to next
sequential instruction
(BX) $=00 \mathrm{FFH}$

- Rest of the bits in EBX unaffected
- Memory updated
(1200:1234) $=$ AAH
$(1200: 1235)=11 \mathrm{H}$


## Execution of Exchange Instruction



The 80386, 80486, and Prentium Processors,Triebel
Prof. Yan Luo, UMass Lowell

## Translate Instruction

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :--- | :--- | :---: | :---: |
| XLAT | Translate | XLAT Source-table <br> XLATB | $((A L)+(B X)+(D S) O) \rightarrow(A L)$ <br> $((A L)+(B X)+(D S) 0) \rightarrow(A L)$ | None <br> None |

- Translate instruction
- Used to look up a byte-wide value in a table in memory and copy that value into the AL register
- General format: XLAT
- Operands are said to be "implicit"
- Operation: Copies the content of the element pointed to in the source table in memory to the AL register
$((\mathrm{AL})+(\mathrm{BX})+(\mathrm{DS}) 0) \rightarrow(\mathrm{AL})$
Where:
(DS)0 $=$ Points to the active data segment
$(B X)=$ Offset to the first element in the table
$(A L)=$ Displacement to the element of the table that is to be accessed* *8-bit value limits table size to 256 element


## Translate Instruction (example)



## Load Effective Address

- Load effective address instruction

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| LEA | Load effective address | LEA Reg16, EA LEA Reg32, EA | $\begin{aligned} & (E A) \rightarrow(\text { Reg } 16) \\ & (E A) \rightarrow(R e g 32) \end{aligned}$ | None None |
| LDS | Load register and DS | LDS Reg16, EA LDS Reg32, EA | $\begin{aligned} & (E A) \rightarrow(\text { Reg16 }) \\ & (E A+2) \rightarrow(D S) \\ & (E A) \rightarrow(\operatorname{Reg} 32) \\ & (E A+4) \rightarrow(D S) \end{aligned}$ | None |
| LSS | Load register and SS | LSS Reg16, EA LSS Reg32, EA | $\begin{aligned} & (E A) \rightarrow(\text { Reg } 16) \\ & (E A+2) \rightarrow(S S) \\ & (E A) \rightarrow(R e g 32) \\ & (E A+4) \rightarrow(S S) \end{aligned}$ | None None |
| LES | Load register and ES | LES Reg16, EA LES Reg32, EA | $\begin{aligned} & (E A) \rightarrow(\text { Reg } 16) \\ & (E A+2) \rightarrow(E S) \\ & (E A) \rightarrow(\text { Reg32 }) \\ & (E A+4) \rightarrow(D S) \end{aligned}$ | None None |
| LFS | Load register and FS | LFS Reg16, EA LFS Reg32, EA | $\begin{aligned} & (E A) \rightarrow(\text { Reg16 }) \\ & (E A+2) \rightarrow(F S) \\ & (E A) \rightarrow(\text { Reg } 32) \\ & (E A+4) \rightarrow(F S) \end{aligned}$ | None None |
| LGS | Load register and GS | LGS Reg16, EA LGS Reg32, EA | $\begin{aligned} & (E A) \rightarrow(\text { Reg16 }) \\ & (E A+2) \rightarrow(G S) \\ & (E A) \rightarrow(\text { Reg32 }) \\ & (E A+4) \rightarrow(G S) \end{aligned}$ | None None |

- Used to load the effective address of a pointer from memory into a register
- General format:

LEA Reg16/32,EA

- Operation:
$(E A) \rightarrow(R e g 16 / 32)$
- Source unaffected:
- Flags unaffected


## Load Full Pointer Instructions

| Mnamonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| LEA | Load effective address | LEA Reg16, EA LEA Reg32, EA | $\begin{aligned} & \text { (EA) } \rightarrow(\text { Reg16 }) \\ & (E A) \rightarrow(\text { Reg32 }) \end{aligned}$ | None None |
| LDS | Load register and DS | LDS Reg16, EA LDS Reg32, EA | $\begin{aligned} & (E A) \rightarrow(\text { Reg16 }) \\ & (E A+2) \rightarrow(D S) \\ & (E A) \rightarrow(\text { Reg32 }) \\ & (E A+4) \rightarrow(D S) \end{aligned}$ | None None |
| LSS | Load register and SS | LSS Reg16, EA LSS Reg32, EA | $\begin{aligned} & (E A) \rightarrow(\text { Reg16 }) \\ & (E A+2) \rightarrow(S S) \\ & (E A) \rightarrow(\text { Reg32 }) \\ & (E A+4) \rightarrow(S S) \end{aligned}$ | None None |
| LES | Load register and ES | LES Reg16, EA LES Reg32, EA | $\begin{aligned} & (E A) \rightarrow(\text { Reg16 }) \\ & (E A+2) \rightarrow(E S) \\ & (E A) \rightarrow(\text { Reg32 }) \\ & (E A+4) \rightarrow(D S) \end{aligned}$ | None None |
| LFS | Load register and FS | LFS Reg16, EA LFS Reg32, EA | $\begin{aligned} & (E A) \rightarrow(\text { Reg16 }) \\ & (E A+2) \rightarrow(F S) \\ & (E A) \rightarrow(\text { Reg32 }) \\ & (E A+4) \rightarrow(F S) \end{aligned}$ | None None |
| LGS | Load register and GS | LGS Reg16, EA LGS Reg32, EA | $\begin{aligned} & (E A) \rightarrow(\text { Reg16 }) \\ & (E A+2) \rightarrow(G S) \\ & (E A) \rightarrow(\text { Reg32 }) \\ & (E A+4) \rightarrow(G S) \end{aligned}$ | None <br> None |

- Used to load a full address pointer from memory into a segment register and register
- General formats and operation for LDS and LSS

> LDS Reg16/32,EA
$(E A) \rightarrow($ Reg16/32)
$(E A+2 / 4) \rightarrow(D S)$
LSS Reg16/32,EA
$(E A) \rightarrow$ (Reg16/32)
(EA+2/4) $\rightarrow$ (SS)

- LES, LFS, and LGS operate the same

LES Reg16/32,EA (EA) $\rightarrow$ (Reg16/32),(ES)
LFS Reg16/32,EA (EA) $\rightarrow$ (Reg16/32),(FS)
LGS Reg16/32,EA (EA) $\rightarrow$ (Reg16/32),(GS)

## Load Full Pointer Instructions (example)



## Load Full Pointer Instructions (example)



- Example (continued)
- State after execution

CS:IP = 1100:0104 = 11104H $01004 \mathrm{H} \rightarrow$ points to next sequential instruction (DS) $=1300 \mathrm{H} \rightarrow$ defines new data segment (SI) $=0020 \mathrm{H}$

- Rest of the bits in ESI unaffected



## Addition Instructions.

- Variety of arithmetic instruction provided to support integer addition-core instructions are
- ADD $\rightarrow$ Addition
- ADC $\rightarrow$ Add with carry

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| ADD | Addition | ADD D, S | $\begin{aligned} & (\mathrm{S})+(\mathrm{D}) \rightarrow(\mathrm{D}) \\ & \text { carry } \rightarrow(\mathrm{CF}) \end{aligned}$ | OF, SF, ZF, AF, PF, CF |
| ADC | Add with carry | ADC D, S | $\begin{aligned} & (\mathrm{S})+(\mathrm{D})+(\mathrm{CF}) \rightarrow(\mathrm{D}) \\ & \text { carry } \rightarrow(\mathrm{CF}) \end{aligned}$ | OF, SF, ZF, AF, PF, CF |
| INC | Increment by 1 | INC D | (D) $+1 \rightarrow$ (D) | OF, SF, ZF, AF, PF |
| DAA | Decimal adjust for addition | DAA |  | SF, ZF, AF, PF, CF OF undefined |
| AAA | ASCII adjust for addition | AÁA | . | AF, CF OF, SF, ZF, PF undefined |

(a)


- INC $\rightarrow$ Increment
- Addition Instruction-ADD
- ADD format and operation: ADD D,S (S) +(D) $\rightarrow$ (D)
- Add values in two registers ADD AX,BX
$(A X)+(B X) \rightarrow(A X) \& C F$
- Add a value in memory and a value in a register
ADD [DI],AX (DS:DI) + (AX) $\rightarrow$ (DS:DI)
- Add an immediate operand to a value in a register or memory
ADD AX,100H

$$
(A X)+\text { IMM16 } \rightarrow(A X)
$$

- Flags updated based on result
- CF, OF, SF, ZF, AF, PF


## Addition Instructions (example)



## Addition Instructions (example)



- Example (continued)
- State after execution

CS:IP = 1100:0102 = 11102H
$01002 \mathrm{H} \rightarrow$ points to next sequential instruction

- Operation performed
$(A X)+(B X)=(A X)$
$(1100 H)+(0 A B C H)=1 B B C H$

$$
=0001101110111100_{2}
$$

$(A X)=1 B B C H$
Upper bits of (AX) unchanged
$(B X)=$ unchanged

- Impact on flags
- CF =0 (no carry resulted)
- ZF = 0 (not zero)
- SF = 0 (positive)
- PF = 0 (odd parity)


## Other Addition Instructions

- Add with carry instruction-ADC
- ADC format and operation:

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| ADD | Addition | ADD D, S | $\begin{aligned} & (\mathrm{S})+(\mathrm{D}) \rightarrow(\mathrm{D}) \\ & \text { carry } \rightarrow(\mathrm{CF}) \end{aligned}$ | OF, SF, ZF, AF, PF, CF |
| ADC | Add with carry | ADC D, S | $\begin{aligned} & (\mathrm{S})+(\mathrm{D})+(\mathrm{CF}) \rightarrow(\mathrm{D}) \\ & \text { carry } \rightarrow(\mathrm{CF}) \end{aligned}$ | OF, SF, ZF, AF, PF, CF |
| INC | Increment by 1 | INC D | $(\mathrm{D})+1 \rightarrow$ (D) | OF, SF, ZF, AF, PF |
| DAA | Decimal adjust for addition | DAA |  | SF, ZF, AF, PF, CF OF undefined |
| AAA | ASCII adjust for addition | AAA |  | AF, CF OF, SF, ZF, PF undefined |

(a)


ADC D,S
(S) +(D) + (CF) $\rightarrow$ (D)

- Full-add operation
- Add two registers with carry ADC AX,BX

$$
(A X)+(B X)+(C F) \rightarrow(A X) \& C F
$$

- Add register and memory with carry ADC [DI],AX
(DS:DI) + (AX)+ (CF) $\rightarrow$ (DS:DI)
- Add immediate operand to a value in a register or memory

ADC AX,100H

$$
(\mathrm{AX})+\text { IMM16 + (CF) } \rightarrow(\mathrm{AX})
$$

- Same flags updated as ADD
- Increment instruction-INC
- INC format and operation

INC D
(D) $+1 \rightarrow$ (D)

The 80386, 80486, and Prentium Precedse.dritbeincrement pointers
Prof. Yan Luo, UMass Lowell

## Examples of Addition Instructions

- Example—Arithmetic computations
- Initial state:

$$
\begin{aligned}
& (A X)=1234 H \\
& (B L)=A B H \\
& (S U M)=00 C D H \\
& (C F)=0
\end{aligned}
$$

- Operation of first instruction

| Instruction | (AX) | (BL) | (SUM) | (CF) |
| :--- | :---: | :---: | :---: | :---: |
| Initial state | 1234 | AB | $00 C D$ | 0 |
| ADD AX, [SUM] | 1301 | AB | $00 C D$ | 0 |
| ADC BL, 05H | 1301 | B0 | $00 C D$ | 0 |
| INC WORD PTR [SUM] | 1301 | B0 | $00 C E$ | 0 |

$$
\begin{aligned}
& (D S: S U M)+(A X) \rightarrow(A X) \\
& 00 C D H+1234 H=1301 H \\
& (A X)=1301 H \\
& (C F)=\text { unchanged }
\end{aligned}
$$

- Operation of second instruction

$$
\begin{aligned}
& (B L)+I M M 8+(C F) \rightarrow B L \\
& A B H+05 H+0=B O H \\
& (B L)=B 0 H \\
& (C F)=\text { unchanged }
\end{aligned}
$$

- Operation of third instruction
(DS:SUM) + $1 \rightarrow$ (DS:SUM)
00CDH + 1 = 00CEH
(SUM) = 00CEH


## Examples of Addition Instructions

- Example-Execution of the arithmetic computation

C:DOS>DEBUG A:EX511.EXE

```
-U 0 12
0D03:0000 1E PUSH DS
0D03:0001 B80000
OD03:0004 50, %
0D03:0005 B8050D
OD03:0008 8ED8
OD03:000A 030600000
OD03:000E 80D305
-G A
AX=0D03 . BX=0000 CX=0000 , DX=0000 SP=003C BP=0000, SI=0000. DI=0000
DS=0D05 ES=0CF3 SS=0D06 CS=0D03 IP=000A. NV UP EI PL NZ NA PO NC
0D03:000A 03060000 ADD AX,[0000] DS:0000=00CD
-R AX
AX ODO3
:1234
-R BX
BX 0000
:AB
:AB
NV UP EI PL NZ NA PO NC -
-E O CD OO
-D 0 1
0D05:0000 CD 00
-T
AX=1301 BX=00AB CX=0000 . DX =0000 SP=003C BP=0000 SI=0000 DI =0000
DS=0DO5 ES=OCF3 SS=0D06 CS=0DO3 IP=000E NV UP EI PL,NZ AC PO NC
OD03:000E 80D305 ADC BL,05
-T
AX=1301 BX=00BO CX=0000 DX=0000 SP=003C BP=0000 SI=0000 DI=0000
DS=0DO5 ES=0CF3 SS=ODOG CS=0DO3 IP=0011 NV UP EI NG NZ AC PO NC
OD03:0011 FF060000 INC WORD PTR [0000] NS ET NG NS:0000=00CD
-T
\(\mathrm{AX}=1301 \quad \mathrm{BX}=00 \mathrm{BO} \quad \mathrm{CX}=0000 \quad \mathrm{DX}=0000 \quad \mathrm{SP}=003 \mathrm{C} \quad \mathrm{BP}=0000 \quad \mathrm{SI}=0000 \quad \mathrm{DI}=0000\)
DS=0D05 ES=OCF3 SS=ODO6 CS=0D03 IP=0015 NV UP EI PL NZ NA PO NC
OD03:0015 CB
-D 0.1
0D05:0000 CE 00
-G
Program terminated normaliy
-Q
C:\DOS>
```


## Subtraction Instructions

- Variety of arithmetic instructions provided to support integer subtraction-core instructions are
- SUB $\rightarrow$ Subtract

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| SUB | Subtract | SUB D, ${ }^{\text {S }}$ | $\begin{aligned} & \text { (D) }-(\mathrm{S}) \rightarrow \text { (D) } \\ & \text { Borrow } \rightarrow(C F) \end{aligned}$ | OF, SF, ZF, AF, PF, CF |
| SBB | Subtract with borrow | SBB D,S | (D) - (S) - (CF) $\rightarrow$ (D) | OF, SF, ZF, AF, PF, CF |
| DEC | Decrement by 1 | DEC D | (D) - $1 \rightarrow$ (D) | OF, SF, ZF, AF, PF |
| NEG | Negate | NEG D | $\begin{aligned} & 0-(\mathrm{D}) \rightarrow(\mathrm{D}) \\ & \mathrm{l} \rightarrow(\mathrm{CF}) \end{aligned}$ | OF, SF, ZF, AF, PF, CF |
| DAS | Decimal adjust for subtraction | das |  | SF, ZF, AF, PF, CF OF undefined |
| AAS | ASCII adjust for subtraction | AAS |  | AF, CF <br> OF, SF, ZF, PF undefined |

(a)

| Destination | Source |
| :--- | :--- |
| Register | Register |
| Register | Memory |
| Memory | Register |
| Accumulator | Immediate |
| Register | Immediate |
| Memory | Immediate |

(b)

(c)

- SBB $\rightarrow$ Subtract with borrow
- DEC $\rightarrow$ Decrement
- NEG $\rightarrow$ Negative
- Subtract Instruction-SUB
- SUB format and operation: SUB D,S
(D) - (S) $\rightarrow$ (D)
- Subtract values in two registers SUB AX,BX (AX) - (BX) $\rightarrow$ (AX)
- Subtract a value in memory and a value in a register SUB [DI],AX (DS:DI) - (AX) $\rightarrow$ (DS:DI)
- Subtract an immediate operand from a value in a register or memory
SUB AX,100H

$$
(A X)-\text { IMM16 } \rightarrow \text { (AX) }
$$

- Flags updated based on result
- CF, OF, SF, ZF, AF, PF


## Subtraction Instructions

C: \DOS>DEBUG
-R
$\begin{array}{llllllll}\mathrm{AX}=0000 & \mathrm{BX}=0000 & \mathrm{CX}=0000 & \mathrm{DX}=0000 & \mathrm{SP}=\mathrm{FFEE} & \mathrm{BP}=0000 & \mathrm{SI}=0000 & \mathrm{DI}=0000 \\ \mathrm{DS}=1342 & \mathrm{ES}=1342 & \mathrm{SS}=1342 & \mathrm{CS}=1342 & \mathrm{IP}=0100 & \text { NV UP EI PL NZ NA PO NC }\end{array}$
1342:0100 OF
-R BX
BX 0000
: 1234
-R CX
CX 0000
:0123
: 0123
$-\mathrm{R} F$
NV UP EI PL NZ NA PO NC -
-A
1342:0100 SBB BX,CX
1342:0102
-R
$A X=0000 \quad B X=1234 \quad C X=0123 \quad D X=0000 \quad S P=F F E E \quad B P=0000 \quad S I=0000 \quad D I=0000$ DS=1342 ES=1342 SS=1342 CS=1342 IP=0100 NV UP EI PL NZ NA PO NC
1342:0100 19CB
-U 100101
1342:0100 19CB
-T
$\mathrm{AX}=0000 \quad \mathrm{BX}=1111 \quad \mathrm{CX}=0123 \quad \mathrm{DX}=0000 \quad \mathrm{SP}=\mathrm{FFEE} \quad \mathrm{BP}=0000 \quad \mathrm{SI}=0000 \quad \mathrm{DI}=0000$ DS=1342 ES=1342 SS=1342 CS=1342 IP=0102 NV UP EI PL NZ NA PE NC 1342:0102 B98AFF
-Q
$C: \backslash$ DOS>

Subtract with borrow instruction-SBB

- SBB format and operation: SBB D,S

$$
\text { (D) - (S) - (CF) } \rightarrow \text { (D) }
$$

- Subtracts two registers and carry (borrow)
SBB AX,BX
- Example:

SBB BX,CX
$(B X)=1234 \mathrm{H}$
$(C X)=0123 \mathrm{H}$
(CF) $=0$
(BX) - (CX) - (CF) $\rightarrow$ (BX)
$1234 \mathrm{H}-01234 \mathrm{H}-0 \mathrm{H}=1111 \mathrm{H}$
$(B X)=1111 \mathrm{H}$

## Subtraction Instructions

- Negate instruction-NEG
- NEG format and operation

NEG D

C: \DOS $>$ DEBUG
-R BX
BX 0000
:3A
1342:0100 NEG BX 1342:0102
-R BX
BX 003A
: U 100101
1342:0100 F7DB
-T $\mathrm{DS}=1342 \quad \mathrm{ES}=1342$ 1342:0102 B98AFF -Q
$\mathrm{C}:$ \DOS>
(0) - (D) $\rightarrow$ (D)
(1) $\rightarrow$ (CF)

- Example:

NEG BX
(BX) $=003 \mathrm{AH}$
(0) - (BX) $\rightarrow$ (BX)
$0000 \mathrm{H}-003 \mathrm{AH}=$
0000H + FFC6H (2's complement) = FFC6H
(BX) $=$ FFC $6 \mathrm{H} ; \mathrm{CF}=1$

- Decrement instruction-DEC
- DEC format and operation

DEC D
(D) - $1 \rightarrow$ (D)

- Used to decrement pointers
- Example

DEC SI
(SI) $=0$ OFFFH
(SI) $-1 \rightarrow$ SI
The 80386, 80486, and Prentium ProcessorOP|FiF|申pl-1 = 0FFEH
Prof. Yan Luo, UMass Lowell (DI) $=0$ FFEH

## Multiplication and Division Instructions

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| MUL | Multiply (unsigned) | MULS | $\begin{aligned} & (A L) \cdot(S B) \rightarrow(A X) \\ & (A X) \cdot(S 16) \rightarrow(D X),(A X) \\ & (E A X) \cdot(S 32) \rightarrow(E D X),(E A X) \end{aligned}$ | $\begin{aligned} & \mathrm{OF}, \mathrm{CF} \\ & \mathrm{SF}, \mathrm{ZF}, \mathrm{AF}, \mathrm{PF} \text { undefined } \end{aligned}$ |
| DIV | Division (unsigned) | DIV S | (1) $Q((A X) /(S 8)) \rightarrow(A L)$ $R((A X) /(S 8)) \rightarrow(A H)$ <br> (2) $\mathrm{Q}((\mathrm{DX}, \mathrm{AX}) /(\mathrm{S} 16)) \rightarrow(\mathrm{AX})$ <br> $\mathrm{R}((\mathrm{DX}, \mathrm{AX}) /(\mathrm{S} 16)) \rightarrow(\mathrm{DX})$ <br> (3) $Q((E D X, E A X) /(S 32)) \rightarrow(E A X)$ <br> $R((E D X, E A X) /(S 32)) \rightarrow(E D X)$ <br> If Q is $\mathrm{FF}_{16}$ in case (1), <br> FFFF $_{16}$ in case (2), or <br> FFFFFFFFF 16 in case (3), <br> then type 0 interrupt occurs | All flags undefined |
| IMUL | Integer multiply (signed) |  | $\begin{aligned} & (A L) \cdot(S 8) \rightarrow(A X) \\ & (A X) \cdot(S 16) \rightarrow(D X),(A X) \\ & (E A X) \cdot(S 32) \rightarrow(E D X),(E A X) \end{aligned}$ | SF, ZF, AF; PF undefined |
|  |  | IMULR, I | $\begin{aligned} & (\mathrm{R} 16) \cdot(\text { (imm8) } \rightarrow \text { (R16) } \\ & (\mathrm{R} 32) \cdot(\text { (Imm8) } \rightarrow \text { (R32) } \\ & (\mathrm{R} 16) \cdot(\text { (Imm16) } \rightarrow(\text { (R16 }) \\ & (\mathrm{R} 32) \cdot(\text { (Imm32) } \rightarrow(\mathrm{R} 32) \end{aligned}$ | OF, CF <br> $\mathrm{SF}, \mathrm{ZF}, \mathrm{AF}, \mathrm{PF}$ undefined |
|  |  | IMULR, S, I | $\begin{aligned} & (\mathrm{S} 16) \cdot(\text { (Imm8) }) \rightarrow(\mathrm{R} 16) \\ & (\mathrm{S} 32) \cdot(\text { (Imm8) } \rightarrow \text { (R32) } \\ & (\mathrm{S} 16) \cdot(\mathrm{Imm} 16) \rightarrow \text { (R16) } \\ & (\mathrm{S} 32) \cdot(\text { (Imm32) } \rightarrow \text { (R32) } \end{aligned}$ | OF, CF <br> SF, ZF, AF, PF undefined |
|  |  | IMUL R, S | $\begin{aligned} & (\mathrm{R} 16) \cdot(\mathrm{S} 16) \rightarrow(\mathrm{R} 16) \\ & (\mathrm{R} 32) \cdot(\mathrm{S} 32) \rightarrow(\mathrm{R} 32) \end{aligned}$ | OF, CF <br> SF, ZF, AF, PF undefined |
| IDIV | Integer dinde (signed) | IDIV S | (1) $Q((A X) /(S B)) \rightarrow(A L)$ $R((A X) /(S B)) \rightarrow(A H)$ <br> (2) $Q((D X, A X) /(S 16)) \rightarrow(A X)$ <br> $R((D X, A X) /(S 16)) \rightarrow(D X)$ <br> (3) $\mathrm{Q}(($ EDX, EAX $) /(\mathrm{S} 32)) \rightarrow(E A X)$ $R((E D X, E A X) /(S 32)) \rightarrow(E D X)$ If $Q$ is positive and exceeds 7FFF $_{16}$ or if $Q$ is negative and becomes less than $8001_{16}$, then type 0 interrupt occurs | All flags undefined |
| AAM | Adjust AL after multiplication | AAM | $\begin{aligned} & Q((A L) / 10) \rightarrow(A H) \\ & R((A L) / 10) \rightarrow(A L) \end{aligned}$ | $S F, Z F, P F$ <br> $\mathrm{OF}, \mathrm{AF}, \mathrm{CF}$ undefined |
| AAD | Adjust AX before division | AAD | $\begin{aligned} & (\mathrm{AH}) \cdot 10+(\mathrm{AL}) \rightarrow(\mathrm{AL}) \\ & 00 \rightarrow(\mathrm{AH}) \end{aligned}$ | SF,ZF, PF <br> OF, AF, CF undefined |
| CBW | Convert byte to word | CBW | (MSB of AL) $\rightarrow$ (All bits of AH) | None |
| CWDE | Convert word to double word | CWDE | $($ MSB of $A X) \rightarrow(16$ MSBs of EAX $)$ | None |
| CWD | Convert word to double word | CWD | $($ MSB of $A X) \rightarrow$ (All bits of DX) | None |
| CDQ | Convert double word to quad word | CDQ | $($ MSB of EAX) $\rightarrow$ (All bits of EDX) | None |


| Destination | Source |
| :--- | :--- |
|  | Reg8 |
|  | Reg16 |
|  | Reg32 |
| Reg16 | Imm8 |
| Reg32 | Imm8 |
| Reg16 | Imm16 |
| Reg32 | Imm32 |
| Reg16 | Reg16, Imm8 |
| Reg16 | Mem16, Imm8 |
| Reg32 | Reg32, Imm8 |
| Reg32 | Mem32, Imm8 |
| Reg16 | Reg16, Imm16 |
| Reg16 | Mem16, Imm16 |
| Reg32 | Reg16, Imm32 |
| Reg32 | Mem16, Imm32 |
| Reg16 | Reg16 |
| Reg16 | Mem16 |
| Reg32 | Reg32 |
| Reg32 | Mem32 |

(c)

## Multiplication Instructions

- Integer multiply instructions-MUL and IMUL
- Multiply two unsigned or signed byte, word, or double word operands
- General format and operation

MUL S = Unsigned integer multiply
IMUL S = Signed integer multiply
$(A L) X(S 8) \rightarrow(A X) \quad 8$-bit product gives 16 bit result
$(A X) X(S 16) \rightarrow(D X),(A X)$ 16-bit product gives 32 bit result
(EAX) $X(S 32) \rightarrow$ (EDX), (EAX) 32-bit product gives 64 bit result

- Source operand (S) can be an 8-bit, 16-bit, or 32-bit value in a register or memory
- Other source operand is "implicit" and is AL, AX, or EAX
- Destination in "implicit"
- AX assumed to be destination for 16 bit result
- DX,AX assumed destination for 32 bit result
- EDX,EAX assumed destination for 64 bit result
- Only CF and OF flags updated; other undefined


## Multiplication Instructions

- Integer multiply instructions-MUL and IMUL
- Other formats of the signed multiply instruction

IMUL R,I = Register operand times immediate operand; result in the register
Typical operation: (R16) X IMM8 $\rightarrow$ (R16)
IMUL R,S,I = Source in a register or memory times immediate operand;
result in the register
Typical operation: (S32) X IMM8 $\rightarrow$ (R32)
IMUL R,S = Source time register; result in the register
Typical operation: (R32) X (S32) $\rightarrow$ (R32)

## Multiplication Instruction Example

```
C:\WINDNWS>debug
C:\WINDPWS
106D:0100 mul cl
106D:0102
-r ax
AX 0000
:ff
-r cx
CX 0000
:fe
-u Cs:100 101
106D:0100 F6E1
-r
AX=00FF BX=0000
    DI=0000
DS=106D ES=106D
    NA PO NC
106D:0100 F6E1
-t =cs:100
AX=FD02 BX=0
DS=106D ES=106D
    NA PO CY
106D:0102 86E9
    MUL
            - Example: unsigned multiply
        MUL CL
    (AL) = -1 10
    (CL) =-2 10
    Expressing in 2's complement
    (AL) =-1 = 1111111112 = FFH
    (CL)=-2 = 111111102 = FEH
    Operation: numbers are
    treated as unsigned integers
    (AL) X (CL) }->\mathrm{ (AX)
                                    255 X 254=?
CX=00FE SX=0000 SP=FFEE SP=0000 SI=00@p11111111, X 111111110, = ?
                                    = 111111010000
                                    0 0 1 0
                                    (AX) = FD02H
                            (CF) = CY }->\mathrm{ carry from
    SS=106D CS=106D IP=0102
    The 80386, 80486, and Prentium Processors,Triebel
    xchG CH, drof. Yan Luo, UMass Lowell
                                32
```


## Multiplication Instructions Example

```
C\\WINDOWS>debug
    -a cs:100
    106D:0100 imul cl
    106D:0102
    -r ax
    AX 0000
    :ff
    -r cx
    CX 0000
    :fe
-r
AX=00FF BX=0000
        DI=0000
DS=106D ES=106D
    PO NC
106D:0100 F6E9
-u cs:100 101
106D:0100 F6E9
                            IMUL CL
-t =cs:100
AX=0002 BX=0000 CX=00FE DX=0000 SP=FFEE BP=0000 SI=0000
        DI=0000
DS=106D ES=106D SS=106D CS=106D IP=0102 NV UP EI PL NZ NA
        PO NC
106D:0102 86E9 XCHG CH,CL
- Example: multiplying as signed numbers IMUL CL
\((A L)=-1_{10}\)
\((C L)=-2_{10}\)
Result
\((-1) \times(-2)=+2\)
```

The 80386, 80486, and Prentium Processors,Triebel
Prof. Yan Luo, UMass Lowell

## Division Instruction

| Mnemonic | Meaning | Format | - Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| MUL | Multiply (unsigned) | MULS | $\begin{aligned} & (A L) \cdot(S 8) \rightarrow(A X) \\ & (A X) \cdot(S 16) \rightarrow(D X),(A X) \\ & (E A X) \cdot(S 32) \rightarrow(E D X),(E A X) \end{aligned}$ | OF, CF <br> $\mathrm{SF}, \mathrm{ZF}, \mathrm{AF}, \mathrm{PF}$ undefined |
| DIV | Division (unsigned) | DIV S | (1) $Q((A X) /(S 8)) \rightarrow(A L)$ $R((A X) /(S 8)) \rightarrow(A H)$ <br> (2) $\mathrm{Q}((\mathrm{DX}, \mathrm{AX}) /(\mathrm{S} 16)) \rightarrow(\mathrm{AX})$ $R((D X, A X) /(S 16)) \rightarrow(D X)$ <br> (3) $Q((E D X, E A X) /(S 32)) \rightarrow(E A X)$ <br> $R((E D X, E A X) /(S 32)) \rightarrow(E D X)$ If $Q$ is $F_{16}$ in case (1), FFFF $_{16}$ in case (2), or FFFFFFFFF $_{16}$ in case (3), then type 0 interrupt occurs | All flags undefined |
| IMUL | Integer multiply (signed) | IMUL S | $\begin{aligned} & (\mathrm{AL}) \cdot(\mathrm{SB}) \rightarrow(\mathrm{AX}) \\ & (\mathrm{AX}) \cdot(\mathrm{SN16}) \rightarrow(\mathrm{DX}),(\mathrm{AX}) \end{aligned}$ $(E A X) \cdot(S 32) \rightarrow(E D X),(E A X)$ | OF, CF <br> SF, ZF, AF, PF undefined |
|  |  | IMUL R, I |  | OF, CF <br> SF, ZF, AF, PF undefined |
|  |  | IMUL R, S, I |  | OF, CF <br> $\mathrm{SF}, \mathrm{ZF}, \mathrm{AF}, \mathrm{PF}$ undefined |
|  |  | IMUL R, S | $\begin{aligned} & (\mathrm{R} 16) \cdot(\mathrm{S} 16) \rightarrow(\mathrm{R} 16) \\ & (\mathrm{R} 32) \cdot(\mathrm{S} 32) \rightarrow(\mathrm{R} 32) \end{aligned}$ | OF, CF <br> $\mathrm{SF}, \mathrm{ZF}, \mathrm{AF}, \mathrm{PF}$ undefined |
| IDIV | Integer difide (signed) | IDIV S | (1) $Q((A X) /(S 8)) \rightarrow(A L)$ <br> $R((\mathrm{AX}) /(\mathrm{SB})) \rightarrow(\mathrm{AH})$ <br> (2) $Q((D X, A X) /(S 16)) \rightarrow(A X)$ <br> $R((D X, A X) /(S 16)) \rightarrow(D X)$ <br> (3) $Q((E D X, E A X) /(S 32)) \rightarrow(E A X)$ $R((E D X, E A X) /(S 32)) \rightarrow$ (EDX) If $Q$ is positive and exceeds 7FFF $_{16}$ or if $Q$ is negative and becomes less than $8001_{16}$, then type 0 interrupt occurs | All flags undefined |
| AAM | Adjust AL after multiplication | AAM | $\begin{aligned} & Q((A L) / 10) \rightarrow(A H) \\ & R((A L) / 10) \rightarrow(A L) \end{aligned}$ | SF, ZF, PF <br> $\mathrm{OF}, \mathrm{AF}, \mathrm{CF}$ undefined |
| AAD | Adjust $A X$ before division. | AAD | $\begin{aligned} & (\mathrm{AH}) \cdot 10+(\mathrm{AL}) \rightarrow(\mathrm{AL}) \\ & 00 \rightarrow(\mathrm{AH}) \end{aligned}$ | SF,ZF, PF <br> $\mathrm{OF}, \mathrm{AF}, \mathrm{CF}$ undefined |
| CBW | Convert byte to word | CBW | $($ MSB of AL) $\rightarrow$ (All bits of AH) | None |
| CWDE | Convert word to double word | CWDE | $($ MSB of $A X) \rightarrow(16 \mathrm{MSBs}$ of EAX) | None |
| CWD | Convert word to double word | CWD | $($ MSB of $A X) \rightarrow($ All bits of DX) | None |
| CDQ | Convert double word to quad word | CDQ | $($ MSB of $E A X) \rightarrow$ (All bits of EDX) | None |

- Integer divide instructions-DIV and IDIV - Divide unsigned- DIV S
- Operations:
(AX) / (S8) $\rightarrow$ (AL) =quotient
$(\mathrm{AH})=$ remainder
- 16 bit dividend in AX divided by 8-bit divisor in a register or memory,
- Quotient of result produced in AL
- Remainder of result produced in AH
$(D X, A X) /(S 16) \rightarrow(A X)=q u o t i e n t$ (DX) = remainder
- 32 bit dividend in DX,AX divided by 16bit divisor in a register or memory
- Quotient of result produced in AX
- Remainder of result produced in DX
$(E D X, E A X) /(S 32) \rightarrow(E A X)=q u o t i e n t$
(EDX) = remainder
- 64 bit dividend in EDX,EAX divided by 32-bit divisor in a register or memory
- Quotient of result in EAX
- Remainder of result in EDX
- Divide error (Type 0) interrupt may occur

```
C:\DOS>DEBUG A:EX520.EXE
```

C:\DOS>DEBUG A:EX520.EXE

| OD03:0000 | 1 E | PUSH | DS |
| :--- | :--- | :--- | :--- |
| OD03:0001 B80000 | MOV | AX,0000 |  |
| OD03:0004 50 | PUSH | AX |  |
| OD03:0005 BOA1 | MOV | AL, A1 |  |
| OD03:0007 98 | CBW |  |  |
| OD03:0008 99 | CWD |  |  |
| OD03:0009 CB | RETF |  |  |

0D03:0009 CB
0D03:0009 CB
AX=0000 BX=0000
AX=0000 BX=0000
DS=0CF3 ES=0CF3 SX=0000 DX=0000 SP=003C BP=0000 SI=0000 DI=0000
DS=0CF3 ES=0CF3 SX=0000 DX=0000 SP=003C BP=0000 SI=0000 DI=0000
NS SS=0D04 CS=0D03 IP=0005: NV UP EI PL NZ NA PO NC
NS SS=0D04 CS=0D03 IP=0005: NV UP EI PL NZ NA PO NC
-T
-T
AX=00AI BX=0000 CX=0000 DX=0000 SP=003C BP=0000 SI=0000 DI=0000
AX=00AI BX=0000 CX=0000 DX=0000 SP=003C BP=0000 SI=0000 DI=0000
DS=0CF3 ES=0CF3 SS=0D04 CS=0D03 IP=0007 NV UP EI PL NZ NA PO NC
DS=0CF3 ES=0CF3 SS=0D04 CS=0D03 IP=0007 NV UP EI PL NZ NA PO NC
0D03:0007 98
0D03:0007 98
-T
-T
AX=FFA1
AX=FFA1
-T
-T
AX=FFA1
AX=FFA1
DS=0CF3 ES=0CF3 SS=0DO4 CS=0D03 IP=0009 NV UP EI PL NZ NA PO NC
DS=0CF3 ES=0CF3 SS=0DO4 CS=0D03 IP=0009 NV UP EI PL NZ NA PO NC
0D03:0009 CB
0D03:0009 CB
-G
-G
Program terminated normally
Program terminated normally
-Q
-Q
C:\DOS>

```
C:\DOS>
```

- Convert instructions
- Used to sign extension signed numbers for division
- Operations
- CBW = convert byte to word (MSB of AL) $\rightarrow$ (all bits of AH)
- CWDE = convert word to double word (MSB of AX) $\rightarrow$ ( 16 MSBs of EAX)
- $C W D=$ convert word to double word (MSB of AX) $\rightarrow$ (all bits of DX)
- $C D Q=$ convert word to quad word
(MSB of EAX) $\rightarrow$ (all bits of EDX)
- Application:
- To divide two signed 8-bit numbers, the value of the dividend must be sign extended in AX- load into AL and then use CBW to sign extend to 16 bits
- Example

A1H $\rightarrow$ AL
CBW sign extends to give
FFA1H $\rightarrow$ AX
CWD sign extends to give
The 80386, 80486, and Prentium Processprestriabol
Prof. Yan Luo, UMass Lowell

