


Chapter 5

Real-Mode 80386DX
Microprocessor Programming 1
Part 1



Introduction

- 5.2 Data-Transfer Instructions
- 5.3 Arithmetic Instructions
- 5.4 Logic Instructions
- 5.5 Shift Instructions
- 5.6 Rotate Instructions
- 5.7 Bit Test and Bit Scan Instructions

Move Instruction

- Used to move (copy) data between:
 - Registers
 - Register and memory
 - Immediate operand to a register or memory
- General format: **MOV D,S**
- Operation: Copies the content of the source to the destination
 $(S) \rightarrow (D)$
 - Source contents unchanged
 - Flags unaffected
- Allowed operands
 - Register
 - Memory
 - Accumulator (AH,AL,AX,EAX)
 - Immediate operand (S only)
 - Segment register (Seg-reg)
- Example:

MOV [SUM],AX

(AL) → (address SUM)

(AH) → (address SUM+1)

The 80386, 80486, and Pentium Processors Triebel

Prof. Yan Luo, UMass Lowell

What is the addressing mode of the destination?


Mnemonic	Meaning	Format	Operation	Flags affected
MOV	Move	MOV D, S	(S) → (D)	None

(a)

Destination	Source
Memory	Accumulator
Accumulator	Memory
Register	Register
Register	Memory
Memory	Register
Register	Immediate
Memory	Immediate
Seg-reg	Reg16
Seg-reg	Mem16
Reg16	Seg-reg
Mem16	Seg-reg
Register	Spec-reg
Spec-reg	Register


(b)

Example of Move Instruction



- **Example**
MOV DX,CS
 - Source = CS → word data**
 - Destination = DX → word data**
 - Operation: (CS) → (DX)**
- **State before fetch and execution**
 - CS:IP = 0100:0100 = 01100H**
 - Move instruction code = 8CCAH**
 - (01100H) = 8CH**
 - (01101H) = CAH**
 - (CS) = 0100H**
 - (DX) = XXXX → don't care state**

Example of Move Instruction



- Example (continued)
- State after execution

$\text{CS:IP} = 0100:0102 = 01102\text{H}$

$01102\text{H} \rightarrow$ points to next sequential instruction

$(\text{CS}) = 0100\text{H}$

$(\text{DX}) = 0100\text{H} \rightarrow$ Value in CS copied into DX

- Rest of the bits in EDX unaffected

- Value in CS unchanged

How are the flags affected?

Execution of Move Instruction

- Debug execution example


MOV CX,[20]

DS = 1A00

(DS:20) = AA55H

(1A00:20) → (CX)

```
C:\DOS>DEBUG
-R
AX=0000 BX=0000 CX=0000 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000
DS=1342 ES=1342 SS=1342 CS=1342 IP=0100 NV UP EI PL NZ NA PO NC
1342:0100 OF           DB      OF
-A
1342:0100 MOV CX,[20]
1342:0104
-R DS
DS 1342
:1A00
-E 20 55 AA
-T
AX=0000 BX=0000 CX=AA55 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000
DS=1A00 ES=1342 SS=1342 CS=1342 IP=0104 NV UP EI PL NZ NA PO NC
1342:0104 FFF3         PUSH    BX
-Q
C:\DOS>
```




Usage of Move Instruction

```
MOV AX,2000H  
MOV DS, AX  
MOV ES, AX  
MOV AX,3000H  
MOV SS,AX  
MOV AX,0H  
MOV BX,AX  
MOV CX,0AH  
MOV DX,100H  
MOV SI,200H  
MOV DI,300H
```

- Example—Initialization of internal registers with immediate data and address information
 - DS, ES, and SS registers initialized from immediate data via AX
 - $\text{IMM16} \rightarrow (\text{AX})$
 - $(\text{AX}) \rightarrow (\text{DS}) \& (\text{ES}) = 2000\text{H}$
 - $\text{IMM16} \rightarrow (\text{AX})$
 - $(\text{AX}) \rightarrow (\text{SS}) = 3000\text{H}$
 - Data registers initialized
 - $\text{IMM16} \rightarrow (\text{AX}) = 0000\text{H}$
 - $(\text{AX}) \rightarrow (\text{BX}) = 0000\text{H}$
 - $\text{IMM16} \rightarrow (\text{CX}) = 000\text{AH}$ and $(\text{DX}) = 0100\text{H}$
 - Index register initialized from immediate operands
 - $\text{IMM16} \rightarrow (\text{SI}) = 0200\text{H}$ and $(\text{DI}) = 0300\text{H}$

Sign-Extend and Zero-Extend Move Instruction



Mnemonic	Meaning	Format	Operation	Flags affected
MOVsx	Move with sign-extend	MOVsx D, S	(S) → (D) MSBs of D are filled with sign bit of S	None
MOVzx	Move with zero-extend	MOVzx D, S	(S) → (D) MSBs of D are filled with 0	None

(a)


Destination	Source
Reg16	Reg8
Reg32	Reg8
Reg32	Reg16
Reg16	Mem8
Reg32	Mem8
Reg32	Mem16

(b)

Where might one use these instructions?

Why both sign extend and zero extend?

- **Sign-Extend Move instruction**
 - Used to move (copy) data between two registers or memory and a register and extend the value with the value of the sign bit
 - General format:
MOVsx D,S
 - Operation: Copies the content of the source to the destination
(S) → (D); source contents unchanged
 - Sign bit → extended through bit 16 or 32
 - Flags unaffected
 - Examples: **MOVsx EBX,AX**
Where: (AX) = FFFFH
S = Reg16
D = Reg32
Sign bit (AX) = 1
FFFFFFFFFFH → (EBX)
- **Zero-Extend Move instruction—MOVzx**
 - Operates the same as MOVsx except extends with zeros
 - Example: **MOVzx CX, Byte Pointer [DATA_BYTE]**
Where: (DATA_BYTE) = FFH, S = Mem8, D = Reg16
00FFH → (CX)



Exchange Instruction

Mnemonic	Meaning	Format	Operation	Flags affected
XCHG	Exchange	XCHG D, S	(D) \leftrightarrow (S)	None


(a)

Destination	Source
Accumulator	Reg16
Accumulator	Reg32
Memory	Register
Register	Register

(b)


- Used to exchange the data between two data registers or a data register and memory
- General format:
XCHG D,S
- Operation: Swaps the content of the source and destination
 - Both source and destination change
 $(S) \rightarrow (D)$
 $(D) \rightarrow (S)$
 - Flags unaffected
- Special accumulator destination version executes faster
- Examples: **XCHG AX,DX**
(Original value in AX) \rightarrow (DX)
(Original value in DX) \rightarrow (AX)

Example of Exchange Instruction



- **Example**
XCHG [SUM], BX
Source = BX → word data
Destination = memory address
SUM → word data
Operation:
(SUM) → (BX)
(BX) → (SUM)
- **State before fetch and execution**
CS:IP = 1100:0101 = 11101H
XCHG instruction code = 871E3412H
(01104H,01103H) = 1234H = SUM
(DS) = 1200H
(BX) = 11AA
(DS:SUM) = (1200:1234) = 00FFH

Example of Exchange Instruction



- Example (continued)
- State after execution

$$\text{CS:IP} = 1100:0105 = 11105\text{H}$$

$11105\text{H} \rightarrow$ points to next sequential instruction

$$(\text{BX}) = 00\text{FFH}$$

- Rest of the bits in EBX unaffected

- Memory updated

$$(1200:1234) = \text{AAH}$$

$$(1200:1235) = 11\text{H}$$

Execution of Exchange Instruction

```
C:\DOS>DEBUG
-R
AX=0000 BX=0000 CX=0000 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000
DS=1342 ES=1342 SS=1342 CS=1342 IP=0100 NV UP EI PL NZ NA PO NC
1342:0100 OF           DB      OF
-A 1100:101
1100:0101 XCHG [1234],BX
1100:0105
-R BX
BX 0000
:11AA
-R DS
DS 1342
:1200
-R CS
CS 1342
:1100
-R IP
IP 0100
:101
-R
AX=0000 BX=11AA CX=0000 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000
DS=1200 ES=1342 SS=1342 CS=1100 IP=0101 NV UP EI PL NZ NA PO NC
1100:0101 871E3412     XCHG   BX,[1234]          DS:1234=0000
-E 1234 FF 00
-U 101 104
1100:0101 871E3412     XCHG   BX,[1234]
-T

AX=0000 BX=00FF CX=0000 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000
DS=1200 ES=1342 SS=1342 CS=1100 IP=0105 NV UP EI PL NZ NA PO NC
1100:0105 8946FE       MOV    [BP-02],AX          SS:FFFE=0000
-D 1234 1235
1200:1230             AA 11
-Q


C:\DOS>
```

Translate Instruction

Mnemonic	Meaning	Format	Operation	Flags affected
XLAT	Translate	XLAT Source-table	$((AL) + (BX) + (DS)0) \rightarrow (AL)$	None
XLATB	Translate	XLATB	$((AL) + (BX) + (DS)0) \rightarrow (AL)$	None

- Translate instruction
 - Used to look up a byte-wide value in a table in memory and copy that value into the AL register
 - General format: XLAT
 - Operands are said to be “implicit”
 - Operation: Copies the content of the element pointed to in the source table in memory to the AL register
 $((AL)+(BX)+(DS)0) \rightarrow (AL)$
 - Where:
 - (DS)0 = Points to the active data segment
 - (BX) = Offset to the first element in the table
 - (AL) = Displacement to the element of the table that is to be accessed*
- *8-bit value limits table size to 256 elements

Translate Instruction (example)



- Application: ASCII to EBCDIC Translation
 - Fixed EBCDIC table coded into memory starting at offset in BX
 - Individual EBCDIC codes placed in table at displacement (AL) equal to the value of their equivalent ASCII character
 - A = 41H in ASCII, A = C1H in EBCDIC
 - Place the value C1H in memory at address (41H+(BX)+(DS)0), etc.
- Example


XLAT

(DS) = 0300H

(BX) = 0100H

(AL) = 3FH → 6FH = ? (Question mark)

* Figure not in textbook



Load Effective Address

Mnemonic	Meaning	Format	Operation	Flags affected
LEA	Load effective address	LEA Reg16, EA LEA Reg32, EA	(EA) → (Reg16) (EA) → (Reg32)	None None
LDS	Load register and DS	LDS Reg16, EA	(EA) → (Reg16)	None
		LDS Reg32, EA	(EA + 2) → (DS) (EA) → (Reg32) (EA + 4) → (DS)	None
LSS	Load register and SS	LSS Reg16, EA	(EA) → (Reg16) (EA + 2) → (SS)	None
		LSS Reg32, EA	(EA) → (Reg32) (EA + 4) → (SS)	None
LES	Load register and ES	LES Reg16, EA	(EA) → (Reg16) (EA + 2) → (ES)	None
		LES Reg32, EA	(EA) → (Reg32) (EA + 4) → (DS)	None
LFS	Load register and FS	LFS Reg16, EA	(EA) → (Reg16) (EA + 2) → (FS)	None
		LFS Reg32, EA	(EA) → (Reg32) (EA + 4) → (FS)	None
LGS	Load register and GS	LGS Reg16, EA	(EA) → (Reg16) (EA + 2) → (GS)	None
		LGS Reg32, EA	(EA) → (Reg32) (EA + 4) → (GS)	None

- **Load effective address instruction**

- **Used to load the effective address of a pointer from memory into a register**

- **General format:**

LEA Reg16/32,EA

- **Operation:**

(EA) → (Reg16/32)

- **Source unaffected:**

- **Flags unaffected**

Load Full Pointer Instructions

Mnemonic	Meaning	Format	Operation	Flags affected
LEA	Load effective address	LEA Reg16, EA LEA Reg32, EA	(EA) → (Reg16) (EA) → (Reg32)	None None
LDS	Load register and DS	LDS Reg16, EA	(EA) → (Reg16)	None
		LDS Reg32, EA	(EA + 2) → (DS) (EA) → (Reg32) (EA + 4) → (DS)	None
LSS	Load register and SS	LSS Reg16, EA	(EA) → (Reg16) (EA + 2) → (SS)	None
		LSS Reg32, EA	(EA) → (Reg32) (EA + 4) → (SS)	None
LES	Load register and ES	LES Reg16, EA	(EA) → (Reg16) (EA + 2) → (ES)	None
		LES Reg32, EA	(EA) → (Reg32) (EA + 4) → (DS)	None
LFS	Load register and FS	LFS Reg16, EA	(EA) → (Reg16) (EA + 2) → (FS)	None
		LFS Reg32, EA	(EA) → (Reg32) (EA + 4) → (FS)	None
LGS	Load register and GS	LGS Reg16, EA	(EA) → (Reg16) (EA + 2) → (GS)	None
		LGS Reg32, EA	(EA) → (Reg32) (EA + 4) → (GS)	None

- Used to load a full address pointer from memory into a segment register and register
- General formats and operation for LDS and LSS

LDS Reg16/32,EA

$(EA) \rightarrow (Reg16/32)$
 $(EA+2/4) \rightarrow (DS)$


LSS Reg16/32,EA

$(EA) \rightarrow (Reg16/32)$
 $(EA+2/4) \rightarrow (SS)$

- LES, LFS, and LGS operate the same
- LES Reg16/32,EA** $(EA) \rightarrow (Reg16/32),(ES)$
LFS Reg16/32,EA $(EA) \rightarrow (Reg16/32),(FS)$
LGS Reg16/32,EA $(EA) \rightarrow (Reg16/32),(GS)$


Load Full Pointer Instructions (example)

Error 02 not 20



- Example
LDS SI,[200H]
 Source = pointer at DS:200H → 32 bits
 Destination = SI → offset of pointer
 $DS \rightarrow sba$ of pointer
 Operation: $(DS:200H) \rightarrow (SI)$
 $(DS:202H) \rightarrow (DS)$
- State before fetch and execution
 $CS:IP = 1100:0100 = 11100H$
 LDS instruction code = C5360002H
 $(11102H, 11103H) = (EA) = 2000H$
 $(DS) = 1200H$
 $(SI) = XXXX \rightarrow \text{don't care state}$
 $(DS:EA) = 12200H = 0020H$
 $(DS:EA+2) = 12202H = 1300$

Load Full Pointer Instructions (example)



- Example (continued)
- State after execution

$$\text{CS:IP} = 1100:0104 = 11104\text{H}$$


$01004\text{H} \rightarrow$ points to next sequential instruction

$(\text{DS}) = 1300\text{H} \rightarrow$ defines new data segment

$(\text{SI}) = 0020\text{H}$

- Rest of the bits in ESI unaffected

Example



```

MOV AX, DATA_SEG_ADDR
MOV DS,AX
MOV SI,[INIT_TABLE]
LES DI,[INIT_TABLE+02H]
MOV AX,[INIT_TABLE+06H]
MOV SS,AX
MOV AX,[INIT_TABLE+08H]
MOV BX,[INIT_TABLE+0AH]
MOV CX,[INIT_TABLE+0CH]
MOV DX,[INIT_TABLE+0EH]

```

e 80386, 80486, and Pentium Processors, Triebel
Prof. Yan Luo, UMass Lowell

- Example—Initialization of internal registers from memory with data and address information

- DS loaded via AX with immediate value using move instructions
 $\text{DATA_SEG_ADDR} \rightarrow (\text{AX}) \rightarrow (\text{DS})$
- Index register SI loaded with move from table
 $(\text{INIT_TABLE}, \text{INIT_TABLE}) \rightarrow \text{SI}$
- DI and ES are loaded with load full pointer instruction
 $(\text{INIT_TABLE}+2, \text{INIT_TABLE}+3) \rightarrow \text{DI}$
 $(\text{INIT_TABLE}+4, \text{INIT_TABLE}+5) \rightarrow \text{ES}$
- SS loaded from table via AX using move instructions
 $(\text{INIT_TABLE}+6, \text{INIT_TABLE}+7) \rightarrow \text{AX} \rightarrow (\text{SS})$
- Data registers loaded from table with move instructions
 $(\text{INIT_TABLE}+8, \text{INIT_TABLE}+9) \rightarrow \text{AX}$
 $(\text{INIT_TABLE}+\text{A}, \text{INIT_TABLE}+\text{B}) \rightarrow \text{BX}$
 $(\text{INIT_TABLE}+\text{C}, \text{INIT_TABLE}+\text{D}) \rightarrow \text{CX}$
 $(\text{INIT_TABLE}+\text{E}, \text{INIT_TABLE}+\text{F}) \rightarrow \text{DX}$

Addition Instructions.

Mnemonic	Meaning	Format	Operation	Flags affected
ADD	Addition	ADD D, S	$(S) + (D) \rightarrow (D)$ carry $\rightarrow (CF)$	OF, SF, ZF, AF, PF, CF
ADC	Add with carry	ADC D, S	$(S) + (D) + (CF) \rightarrow (D)$ carry $\rightarrow (CF)$	OF, SF, ZF, AF, PF, CF
INC	Increment by 1	INC D	$(D) + 1 \rightarrow (D)$	OF, SF, ZF, AF, PF
DAA	Decimal adjust for addition	DAA		SF, ZF, AF, PF, CF OF undefined
AAA	ASCII adjust for addition	AAA		AF, CF OF, SF, ZF, PF undefined

(a)

Destination	Source
Register	Register
Register	Memory
Memory	Register
Register	Immediate
Memory	Immediate
Accumulator	Immediate

(b)


Destination
Reg16
Reg8
Memory

(c)

Variety of arithmetic instruction provided to support integer addition—core instructions are


- ADD \rightarrow Addition
- ADC \rightarrow Add with carry
- INC \rightarrow Increment
- **Addition Instruction—ADD**
 - **ADD format and operation:**
ADD D,S
 $(S) + (D) \rightarrow (D)$
 - Add values in two registers
ADD AX,BX
 $(AX) + (BX) \rightarrow (AX) \& CF$
 - Add a value in memory and a value in a register
ADD [DI],AX
 $(DS:DI) + (AX) \rightarrow (DS:DI)$
 - Add an immediate operand to a value in a register or memory
ADD AX,100H
 $(AX) + IMM16 \rightarrow (AX)$
- **Flags updated based on result**
 - **CF, OF, SF, ZF, AF, PF**

Addition Instructions (example)



- **Example**
ADD AX,BX
 $(AX) + (BX) \rightarrow (AX)$
 - Word-wide register to register add
 - Half adder operation
- **State before fetch and execution**
 - $CS:IP = 1100:0100 = 11100H$
 - ADD instruction code = 03C3H
 - $(AX) = 1100H$
 - $(BX) = 0ABCH$
 - $(DS) = 1200H$
 - $(1200:0000) = 12000H = XXXX$

Addition Instructions (example)



- Example (continued)
- State after execution

- Example (continued)
- State after execution
 - CS:IP = 1100:0102 = 11102H
 - 01002H → points to next sequential instruction
 - Operation performed
 $(AX) + (BX) = (AX)$
 $(1100H) + (0ABC) = 1BBCH$
 $= 0001101110111100_2$
 - $(AX) = 1BBCH$
 - Upper bits of (AX) unchanged
 - $(BX) = \text{unchanged}$
 - Impact on flags
 - CF = 0 (no carry resulted)
 - ZF = 0 (not zero)
 - SF = 0 (positive)
 - PF = 0 (odd parity)

Other Addition Instructions

Mnemonic	Meaning	Format	Operation	Flags affected
ADD	Addition	ADD D, S	$(S) + (D) \rightarrow (D)$ carry $\rightarrow (CF)$	OF, SF, ZF, AF, PF, CF
ADC	Add with carry	ADC D, S	$(S) + (D) + (CF) \rightarrow (D)$ carry $\rightarrow (CF)$	OF, SF, ZF, AF, PF, CF
INC	Increment by 1	INC D	$(D) + 1 \rightarrow (D)$	OF, SF, ZF, AF, PF
DAA	Decimal adjust for addition	DAA		SF, ZF, AF, PF, CF OF undefined
AAA	ASCII adjust for addition	AAA		AF, CF OF, SF, ZF, PF undefined

(a)

Destination	Source
Register	Register
Register	Memory
Memory	Register
Register	Immediate
Memory	Immediate
Accumulator	Immediate

(b)

Destination
Reg16
Reg8
Memory

(c)

- Add with carry instruction—ADC
 - ADC format and operation:
ADC D,S
 $(S) + (D) + (CF) \rightarrow (D)$
 • Full-add operation
 - Add two registers with carry
ADC AX,BX
 $(AX) + (BX) + (CF) \rightarrow (AX) \& CF$
 - Add register and memory with carry
ADC [DI],AX
 $(DS:DI) + (AX) + (CF) \rightarrow (DS:DI)$
 - Add immediate operand to a value in a register or memory
ADC AX,100H
 $(AX) + IMM16 + (CF) \rightarrow (AX)$
 - Same flags updated as ADD
- Increment instruction—INC
 - INC format and operation
INC D
 $(D) + 1 \rightarrow (D)$

Used to increment pointers

Examples of Addition Instructions

- Example—Arithmetic computations

- Initial state:

$$(AX) = 1234H$$

$$(BL) = ABH$$

$$(SUM) = 00CDH$$

$$(CF) = 0$$

- Operation of first instruction

$$(DS:SUM) + (AX) \rightarrow (AX)$$

$$00CDH + 1234H = 1301H$$

$$(AX) = 1301H$$

$$(CF) = \text{unchanged}$$

- Operation of second instruction

$$(BL) + \text{IMM8} + (CF) \rightarrow BL$$

$$ABH + 05H + 0 = B0H$$

$$(BL) = B0H$$

$$(CF) = \text{unchanged}$$

- Operation of third instruction

$$(DS:SUM) + 1 \rightarrow (DS:SUM)$$

$$00CDH + 1 = 00CEH$$

$$(SUM) = 00CEH$$

The 80386, 80486, and Pentium Processors Triple
Prof. Yan Luo, UMass Lowell

Examples of Addition Instructions

- Example—Execution of the arithmetic computation

```
C:DOS>DEBUG A:EX511.EXE
-U 0 12
0D03:0000 1E      PUSH DS
0D03:0001 B80000  MOV AX,0000
0D03:0004 50      PUSH AX
0D03:0005 B8050D  MOV AX,0D05
0D03:0008 8ED8    MOV DS,AX
0D03:000A 03060000 ADD AX,[0000]
0D03:000E 80D305  ADC BL,05
0D03:0011 FF060000 INC WORD PTR [0000]
-G A

AX=0D03  BX=0000  CX=0000  DX=0000  SP=003C  BP=0000  SI=0000  DI=0000
DS=0D05  ES=0CF3  SS=0D06  CS=0D03  IP=000A  NV UP EI PL NZ NA PO NC
0D03:000A 03060000 ADD AX,[0000]           DS:0000=00CD
-R AX
AX 0D03
:1234
-R BX
BX 0000
:AB
-R F
NV UP EI PL NZ NA PO NC
-E 0 CD 00
-D 0 1
0D05:0000 CD 00
-T

AX=1301  BX=00AB  CX=0000  DX=0000  SP=003C  BP=0000  SI=0000  DI=0000
DS=0D05  ES=0CF3  SS=0D06  CS=0D03  IP=000E  NV UP EI PL NZ AC PO NC
0D03:000E 80D305  ADC BL,05
-T

AX=1301  BX=00B0  CX=0000  DX=0000  SP=003C  BP=0000  SI=0000  DI=0000
DS=0D05  ES=0CF3  SS=0D06  CS=0D03  IP=0011  NV UP EI NG NZ AC PO NC
0D03:0011 FF060000  INC WORD PTR [0000]           DS:0000=00CD
-T

AX=1301  BX=00B0  CX=0000  DX=0000  SP=003C  BP=0000  SI=0000  DI=0000
DS=0D05  ES=0CF3  SS=0D06  CS=0D03  IP=0015  NV UP EI PL NZ NA PO NC
0D03:0015 CB        RETF
-D 0 1
0D05:0000 CE 00
-G

Program terminated normally
-Q

C:\DOS>
```

Subtraction Instructions

- Variety of arithmetic instructions provided to support integer subtraction—core instructions are

- SUB → Subtract**
- SBB → Subtract with borrow**
- DEC → Decrement**
- NEG → Negative**

- Subtract Instruction—SUB**

- SUB format and operation:** **SUB D,S**
 $(D) - (S) \rightarrow (D)$
 - Subtract values in two registers**
SUB AX,BX
 $(AX) - (BX) \rightarrow (AX)$
 - Subtract a value in memory and a value in a register**
SUB [DI],AX
 $(DS:DI) - (AX) \rightarrow (DS:DI)$
 - Subtract an immediate operand from a value in a register or memory**
SUB AX,100H
 $(AX) - IMM16 \rightarrow (AX)$

- Flags updated based on result**

- CF, OF, SF, ZF, AF, PF**

Subtraction Instructions

```
C:\DOS>DEBUG
-R
AX=0000 BX=0000 CX=0000 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000
DS=1342 ES=1342 SS=1342 CS=1342 IP=0100 NV UP EI PL NZ NA PO NC
1342:0100 0F          DB      OF
-R BX
BX 0000
:1234
-R CX
CX 0000
:0123
-R F
NV UP EI PL NZ NA PO NC -
-A
1342:0100 SBB BX,CX
1342:0102
-R
AX=0000 BX=1234 CX=0123 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000
DS=1342 ES=1342 SS=1342 CS=1342 IP=0100 NV UP EI PL NZ NA PO NC
1342:0100 19CB          SBB     BX,CX
-U 100 101
1342:0100 19CB          SBB     BX,CX
-T

AX=0000 BX=1111 CX=0123 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000
DS=1342 ES=1342 SS=1342 CS=1342 IP=0102 NV UP EI PL NZ NA PE NC
1342:0102 B98AFF          MOV     CX,FF8A
-Q

C:\DOS>
```

- Subtract with borrow instruction—SBB
 - SBB format and operation:
SBB D,S
 $(D) - (S) - (CF) \rightarrow (D)$
 - Subtracts two registers and carry (borrow)
SBB AX,BX
 - Example:
SBB BX,CX
 $(BX) = 1234H$
 $(CX) = 0123H$
 $(CF) = 0$
 $(BX) - (CX) - (CF) \rightarrow (BX)$
 $1234H - 0123H - 0H = 1111H$
 $(BX) = 1111H$

Subtraction Instructions

```
C:\DOS>DEBUG
-R BX
BX 0000
:3A
-A
1342:0100 NEG BX
1342:0102
-R BX
BX 003A
:
-U 100 101
1342:0100 F7DB      NEG     BX
-T

AX=0000  BX=FFC6  CX=0000  DX=0000  SP=FEE  BP=0000  SI=0000  DI=0000
DS=1342  ES=1342  SS=1342  CS=1342  IP=0102  NV UP EI NG NZ AC PE CY
1342:0102 B98AFF    MOV     CX,FF8A
-Q

C:\DOS>
```

- Negate instruction—NEG
 - NEG format and operation
NEG D
 $(0) - (D) \rightarrow (D)$
 $(1) \rightarrow (CF)$
 - Example:
NEG BX
 $(BX) = 003AH$
 $(0) - (BX) \rightarrow (BX)$
 $0000H - 003AH =$
 $0000H + FFC6H$ (2's complement) =
 $FFC6H$
 $(BX) = FFC6H; CF = 1$
- Decrement instruction—DEC
 - DEC format and operation
DEC D
 $(D) - 1 \rightarrow (D)$
 - Used to decrement pointers
 - Example
DEC SI
 $(SI) = 0FFFH$
 $(SI) - 1 \rightarrow SI$
 ~~$0FFFH - 1 = 0FEFH$~~
 $(DI) = 0FEFH$

Multiplication and Division Instructions

Mnemonic	Meaning	Format	Operation	Flags affected
MUL	Multiply (unsigned)	MUL S	(AL) • (S8) → (AX) (AX) • (S16) → (DX), (AX) (EAX) • (S32) → (EDX), (EAX)	OF, CF SF, ZF, AF, PF undefined
DIV	Division (unsigned)	DIV S	(1) Q ((AX)/(S8)) → (AL) R ((AX)/(S8)) → (AH) (2) Q ((DX, AX)/(S16)) → (AX) R ((DX, AX)/(S16)) → (DX) (3) Q ((EDX, EAX)/(S32)) → (EAX) R ((EDX, EAX)/(S32)) → (EDX) If Q is FF ₁₆ in case (1), FFFF ₁₆ in case (2), or FFFFFFF ₁₆ in case (3), then type 0 interrupt occurs	All flags undefined
IMUL	Integer multiply (signed)	IMUL S	(AL) • (S8) → (AX) (AX) • (S16) → (DX), (AX) (EAX) • (S32) → (EDX), (EAX)	OF, CF SF, ZF, AF, PF undefined
		IMUL R, I	(R16) • (Imm8) → (R16) (R32) • (Imm8) → (R32) (R16) • (Imm16) → (R16) (R32) • (Imm32) → (R32)	OF, CF SF, ZF, AF, PF undefined
		IMUL R, S, I	(S16) • (Imm8) → (R16) (S32) • (Imm8) → (R32) (S16) • (Imm16) → (R16) (S32) • (Imm32) → (R32)	OF, CF SF, ZF, AF, PF undefined
		IMUL R, S	(R16) • (S16) → (R16) (R32) • (S32) → (R32)	OF, CF SF, ZF, AF, PF undefined
IDIV	Integer divide (signed)	IDIV S	(1) Q ((AX)/(S8)) → (AL) R ((AX)/(S8)) → (AH) (2) Q ((DX, AX)/(S16)) → (AX) R ((DX, AX)/(S16)) → (DX) (3) Q ((EDX, EAX)/(S32)) → (EAX) R ((EDX, EAX)/(S32)) → (EDX) If Q is positive and exceeds 7FFF ₁₆ or if Q is negative and becomes less than 8001 ₁₆ , then type 0 interrupt occurs	All flags undefined
AAM	Adjust AL after multiplication	AAM	Q ((AL)/10) → (AH) R ((AL)/10) → (AL)	SF, ZF, PF OF, AF, CF undefined
AAD	Adjust AX before division.	AAD	(AH) • 10 + (AL) → (AL) 00 → (AH)	SF, ZF, PF OF, AF, CF undefined
CBW	Convert byte to word	CBW	(MSB of AL) → (All bits of AH)	None
CWDE	Convert word to double word	CWDE	(MSB of AX) → (16 MSBs of EAX)	None
CWD	Convert word to double word	CWD	(MSB of AX) → (All bits of DX)	None
CDQ	Convert double word to quad word	CDQ	(MSB of EAX) → (All bits of EDX)	None

Source
Reg8
Reg16
Reg32
Mem8
Mem16
Mem32


(b)

Destination	Source
	Reg8
	Reg16
	Reg32
Reg16	Imm8
Reg32	Imm8
Reg16	Imm16
Reg32	Imm32
Reg16	Reg16, Imm8
Reg16	Mem16, Imm8
Reg32	Reg32, Imm8
Reg32	Mem32, Imm8
Reg16	Reg16, Imm16
Reg16	Mem16, Imm16
Reg32	Reg16, Imm32
Reg32	Mem16, Imm32
Reg16	Reg16
Reg16	Mem16
Reg32	Reg32
Reg32	Mem32

(c)

Multiplication Instructions

- Integer multiply instructions—**MUL** and **IMUL**
 - Multiply two unsigned or signed byte, word, or double word operands
 - General format and operation
 - MUL S** = Unsigned integer multiply
 - IMUL S** = Signed integer multiply
 - (AL) X (S8) → (AX) 8-bit product gives 16 bit result
 - (AX) X (S16) → (DX), (AX) 16-bit product gives 32 bit result
 - (EAX) X (S32) → (EDX), (EAX) 32-bit product gives 64 bit result
 - Source operand (**S**) can be an 8-bit, 16-bit, or 32-bit value in a register or memory
 - Other source operand is “implicit” and is AL, AX, or EAX
 - Destination in “implicit”
 - AX assumed to be destination for 16 bit result
 - DX,AX assumed destination for 32 bit result
 - EDX,EAX assumed destination for 64 bit result
 - Only CF and OF flags updated; other undefined



Multiplication Instructions

- Integer multiply instructions—**MUL** and **IMUL**
 - Other formats of the signed multiply instruction
 - IMUL R,I** = Register operand times immediate operand; result in the register
Typical operation: $(R16) \times IMM8 \rightarrow (R16)$
 - IMUL R,S,I** = Source in a register or memory times immediate operand; result in the register
Typical operation: $(S32) \times IMM8 \rightarrow (R32)$
 - IMUL R,S** = Source time register; result in the register
Typical operation: $(R32) \times (S32) \rightarrow (R32)$

Multiplication Instruction Example

```
C:\WINDOWS>debug
```

```
-a cs:100  
106D:0100 mul cl  
106D:0102  
-r ax  
AX 0000  
:ff  
-r cx  
CX 0000  
:fe  
-u cs:100 101  
106D:0100 F6E1          MUL      CL  
-r
```

```
AX=00FF  BX=0000  CX=00FE  DX=0000  SP=FFEE  BP=0000  SI=0000  
DI=0000
```

```
DS=106D  ES=106D  SS=106D  CS=106D  IP=0100  NV UP EI PL NZ  
NA PO NC
```

```
106D:0100 F6E1          MUL      CL  
-t =cs:100
```

```
AX=FD02  BX=0000  CX=00FE  DX=0000  SP=FFEE  BP=0000  SI=0000  
DI=0000
```

```
DS=106D  ES=106D  SS=106D  CS=106D  IP=0102  OV UP EI PL NZ  
NA PO CY
```

```
106D:0102 86E9          XCHG     CH, CL
```

- **Example: unsigned multiply**
MUL CL
 $(AL) = -1_{10}$
 $(CL) = -2_{10}$
Expressing in 2's complement
 $(AL) = -1 = 11111111_2 = FFH$
 $(CL) = -2 = 11111110_2 = FEH$
Operation: numbers are treated as unsigned integers
 $(AL) \times (CL) \rightarrow (AX)$
 $255 \times 254 = ?$
 $11111111_2 \times 11111110_2 = ?$
 $= 111111010000$
0010
(AX) = FD02H
(CF) = CY → carry from AL to AH

Multiplication Instructions Example

```
C:\WINDOWS>debug
-a cs:100
106D:0100 imul cl
106D:0102
-r ax
AX 0000
:ff
-r cx
CX 0000
:fe
-r
AX=00FF BX=0000 CX=00FE DX=0000 SP=FFEE BP=0000 SI=0000
DI=0000
DS=106D ES=106D SS=106D CS=106D IP=0100 NV UP EI PL NZ NA
PO NC
106D:0100 F6E9           IMUL    CL
-u cs:100 101
106D:0100 F6E9           IMUL    CL
-t =cs:100

AX=0002 BX=0000 CX=00FE DX=0000 SP=FFEE BP=0000 SI=0000
DI=0000
DS=106D ES=106D SS=106D CS=106D IP=0102 NV UP EI PL NZ NA
PO NC
106D:0102 86E9          XCHG    CH,CL
```

- **Example:**
multiplying as signed numbers

IMUL CL

(AL) = -1_{10}

(CL) = -2_{10}

Result

(-1) X (-2) = +2

Division Instruction

Mnemonic	Meaning	Format	Operation	Flags affected
MUL	Multiply (unsigned)	MUL S	(AL) • (S8) → (AX) (AX) • (S16) → (DX), (AX) (EAX) • (S32) → (EDX), (EAX)	OF, CF SF, ZF, AF, PF undefined
DIV	Division (unsigned)	DIV S	(1) Q ((AX)/(S8)) → (AL) R ((AX)/(S8)) → (AH) (2) Q ((DX, AX)/(S16)) → (AX) R ((DX, AX)/(S16)) → (DX) (3) Q ((EDX, EAX)/(S32)) → (EAX) R ((EDX, EAX)/(S32)) → (EDX) If Q is FF_{16} in case (1), $FFFF_{16}$ in case (2), or $FFFFFF_{16}$ in case (3), then type 0 interrupt occurs	All flags undefined
IMUL	Integer multiply (signed)	IMUL S	(AL) • (S8) → (AX) (AX) • (S16) → (DX), (AX) (EAX) • (S32) → (EDX), (EAX)	OF, CF SF, ZF, AF, PF undefined
		IMUL R, I	(R16) • (Imm8) → (R16) (R32) • (Imm8) → (R32) (R16) • (Imm16) → (R16) (R32) • (Imm32) → (R32)	OF, CF SF, ZF, AF, PF undefined
		IMUL R, S, I	(S16) • (Imm8) → (R16) (S32) • (Imm8) → (R32) (S16) • (Imm16) → (R16) (S32) • (Imm32) → (R32)	OF, CF SF, ZF, AF, PF undefined
		IMUL R, S	(R16) • (S16) → (R16) (R32) • (S32) → (R32)	OF, CF SF, ZF, AF, PF undefined
IDIV	Integer divide (signed)	IDIV S	(1) Q ((AX)/(S8)) → (AL) R ((AX)/(S8)) → (AH) (2) Q ((DX, AX)/(S16)) → (AX) R ((DX, AX)/(S16)) → (DX) (3) Q ((EDX, EAX)/(S32)) → (EAX) R ((EDX, EAX)/(S32)) → (EDX) If Q is positive and exceeds $7FFF_{16}$ or if Q is negative and becomes less than 8001_{16} , then type 0 interrupt occurs	All flags undefined
AAM	Adjust AL after multiplication	AAM	Q ((AL)/10) → (AH) R ((AL)/10) → (AL)	SF, ZF, PF OF, AF, CF undefined
AAD	Adjust AX before division	AAD	(AH) • 10 + (AL) → (AL) 00 → (AH)	SF, ZF, PF OF, AF, CF undefined
CBW	Convert byte to word	CBW	(MSB of AL) → (All bits of AH)	None
CWDE	Convert word to double word	CWDE	(MSB of AX) → (16 MSBs of EAX)	None
CWD	Convert word to double word	CWD	(MSB of AX) → (All bits of DX)	None
CDQ	Convert double word to quad word	CDQ	(MSB of EAX) → (All bits of EDX)	None

- Integer divide instructions—DIV and IDIV

- Divide unsigned— DIV S

- Operations:

(AX) / (S8) → (AL) =quotient

(AH) = remainder

- 16 bit dividend in AX divided by 8-bit divisor in a register or memory,
- Quotient of result produced in AL
- Remainder of result produced in AH

(DX,AX) / (S16) → (AX) =quotient

(DX) = remainder

- 32 bit dividend in DX,AX divided by 16-bit divisor in a register or memory
- Quotient of result produced in AX
- Remainder of result produced in DX

(EDX,EAX) / (S32) → (EAX) =quotient

(EDX) = remainder

- 64 bit dividend in EDX,EAX divided by 32-bit divisor in a register or memory
- Quotient of result in EAX
- Remainder of result in EDX

- Divide error (Type 0) interrupt may occur

Convert Instructions

```
C:\DOS>DEBUG A:EX520.EXE
-U 0 9
0D03:0000 1E      PUSH    DS
0D03:0001 B80000  MOV     AX,0000
0D03:0004 50      PUSH    AX
0D03:0005 B0A1    MOV     AL,A1
0D03:0007 98      CBW
0D03:0008 99      CWD
0D03:0009 CB      RETF
-G 5

AX=0000 BX=0000 CX=0000 DX=0000 SP=003C BP=0000 SI=0000 DI=0000
DS=0CF3 ES=0CF3 SS=0D04 CS=0D03 IP=0005 NV UP EI PL NZ NA PO NC
0D03:0005 B0A1    MOV     AL,A1
-T

AX=00A1 BX=0000 CX=0000 DX=0000 SP=003C BP=0000 SI=0000 DI=0000
DS=0CF3 ES=0CF3 SS=0D04 CS=0D03 IP=0007 NV UP EI PL NZ NA PO NC
0D03:0007 98      CBW
-T

AX=FFA1 BX=0000 CX=0000 DX=0000 SP=003C BP=0000 SI=0000 DI=0000
DS=0CF3 ES=0CF3 SS=0D04 CS=0D03 IP=0008 NV UP EI PL NZ NA PO NC
0D03:0008 99      CWD
-T

AX=FFA1 BX=0000 CX=0000 DX=FFFF SP=003C BP=0000 SI=0000 DI=0000
DS=0CF3 ES=0CF3 SS=0D04 CS=0D03 IP=0009 NV UP EI PL NZ NA PO NC
0D03:0009 CB      RETF
-G

Program terminated normally
-Q

C:\DOS>
```

(c)

- Convert instructions

- Used to sign extension signed numbers for division

- Operations

- CBW = convert byte to word
(MSB of AL) → (all bits of AH)
- CWDE = convert word to double word
(MSB of AX) → (16 MSBs of EAX)
- CWD = convert word to double word
(MSB of AX) → (all bits of DX)
- CDQ = convert word to quad word
(MSB of EAX) → (all bits of EDX)

- Application:

- To divide two signed 8-bit numbers, the value of the dividend must be sign extended in AX—load into AL and then use CBW to sign extend to 16 bits

- Example

A1H → AL

CBW sign extends to give
FFA1H → AX

CWD sign extends to give
FFFFH → DX