16.480/552 Microprocessor II and Embedded Systems Design

Lecture 2: 8088/8086 Assembly Language Programming

Revised based on "The 8088 and 8086 Microprocessors" by Triebel and Singh

Outline

- Embedded systems overview
 - What are they?
- Design challenge optimizing design metrics
- Technologies
 - Processor technologies
 - IC technologies
 - Design technologies
- Introduction to 8088/8086

Internal Architecture of the 8088/8086 Microprocessor-Parallel Processing



- Employs a multiprocessing architecture- parallel processing
- Two processing units:
 - Bus interface unit
 - Execution unit
- Each unit has dedicated functions and they both operate at the same time
- Parallel processing results in higher performance

Bus Interface Unit

- Interface to the outside world
- Key elements
 - Segment registers
 - Hold address information for accessing data
 - Instruction pointer
 - Holds address information for accessing code
 - Address generation/control logic
 - Creates address and external control signals
 - Instruction queue
 - Holds next instructions to be executed
- Responsibilities
 - Performs address generation and bus control
 - Fetching of instruction
 - Reading and writing of data for memory
 - Inputting and outputting of data for input/output peripherals
 - Prioritizes bus accesses—data operands highest priority



System Bus

- System Bus
 - Interface between MPU and the memory and I/O subsystems
 - All code and data transfers take place over the "system bus"
 - Multiplexed address/data bus—address and data carried over same lines but at different times
 - 8088—8-bit wide data bus, 20 bit address bus, 1 byte/memory cycle
 - 8086—16-bit wide data bus, 20 bit address bus, 2 bytes/memory cycle
 - 1M-byte physical memory address space



Instruction Queue

- Instruction Queuing
 - BIU implements a mechanism known as the "instruction queue"
 - 8088 queue- 4 bytes
 - 8086 queue- 6 bytes
 - Whenever the queue is not full the BIU looks ahead in the program and performs bus cycles to pre-fetch the next sequential instruction code
 - FIFO instruction queue- Bytes loaded at the input end of the queue automatically shift up to the empty location nearest the output
 - Bytes of code are held until the execution unit is ready to accept them
 - Code passed to the EU via instruction pipeline
 - Result is that the time needed to fetch many of the instructions in a microcomputer program is eliminated.
 - If queue is full and the EU is not requesting access to data in memory, BIU does not perform bus cycles (Idle states).

Execution Unit

- Key elements of the EU
 - Arithmetic/logic unit (ALU)
 - Performs the operation identified by the instruction: ADD, SUB, AND, etc.
 - Flags register
 - Holds status and control information
 - General-purpose registers
 - Holds address or data information
- Responsible for decoding and execution of instructions
 - Reads machine code instructions from the output side of the instruction queue
 - Decodes the instructions to prepare them for execution
 - Generates addresses and requests the BIU to perform read/write operations to memory or I/O
 - Performs the operation identified by the instruction on the operands
 - Accesses data from the general purpose registers if necessary
 - Tests the state of flags if necessary
 - Updates the state of the flags based on the result produced by executing the instruction.



INSTRUCTION

PIPELINE

EXECUTION

UNIT

BUS INTERFACE

The Software Model

- Aid to the programmer in understanding the operation of the microcomputer from a software point of view
- Elements of the software model
 - Register set
 - Memory address space
 - Input/output address space
- What the programmer must know about the microprocessor
 - Registers available within the device
 - Purpose of each register
 - Function of each register
 - Operating capabilities of each register
 - Limitations of each register
 - Size of the memory and input/output address spaces
 - Organization of the memory and input/output address spaces
 - Types of data

Register Set



Memory and Input/Output



- Architecture implements independent memory and input/output address spaces
- Memory address space-1,048,576 bytes long (1M-byte)
- Input/output address space-65,536 bytes long (64K-bytes)

Address Space

FFFFF FFFFE FFFFD FFFFC	 Memory in the 8088/8086 microcomputer is organized as individual bytes Memory address space corresponds to the 1M addresses in the range 00000H to FFFFH 00000H= 0000000000000000000000
	Data organization:
5 4	• Double-word: contents of 4 contiguous byte
3	addresses
1	• Word: contents of two contiguous byte addresses
0	

• Byte: content of any individual byte address

Aligned and Misaligned Words



- Words and double words of data can be stored in memory at either an even or odd address boundary
 - Examples of even address boundaries: 00000_{16} , 00002_{16} , 00004_{16}
 - Examples of odd address boundaries: 00001_{16} , 00003_{16} , 00005_{16}
 - Words stored at an even address boundary are said to be *aligned words*
 - Examples are words 0, 2, 4, and 6
 - Words stored at an odd address boundary are said to be *misaligned or unaligned words*
 - Examples are words 1 and 5

Aligned and Misaligned Double-Words



- Aligned double-words are stored at even addresses that are a multiple of 4
 - Examples are double-words 0 and 4
- Misaligned double-words are stored at addresses that are not a multiple of 4
 - Examples are double words 1, 2, 3, and 5
- There is a performance impact for accessing unaligned data in memory

Examples of Words of Data



Example [Fig. 2.4 (a)] $(00725_{16}) = 0101 \ 0101_2 = 55H = MS$ -byte $(00724_{16}) = 0000 \ 0010_2 = 02H = LS$ -byte as a word they give 0101010100000010₂=5502H Address in binary form $00724_{16} = 0000000011100100100_2$ Even address \rightarrow Aligned word Example 2.1 [Fig. 2.4 (b)] $(0072C_{16}) = 1111 \ 1101_2 = FDH = MS$ -byte $(0072B_{16}) = 1010 \ 1010_2 = AAH = LS$ -byte as a word they give $11111101101010_{2} = FDAAH$ Address in binary form $0072B_{16} = 00000000011100101011_{2}$ Odd address \rightarrow misaligned word

Example of Double Word Pointer



- Pointer consists of two 16 bit address elements: Segment base address and offset address
- LS-Byte: Address 00004H = 65H
- MS-Byte: Address 00007H = 3BH
- Arranging as double word gives the pointer Address= 00004H = 3B4C0065H
 - Since address is a multiple of 4 → aligned double word
 - Offset address = lower addressed word = 0065H
 - Segment base address = higher addressed word = 3B4CH

Active Segments of Memory



- Memory Segmentation
 - Not all of the 8088/8086 address space is active at one time
 - Address value in a segment register points to the lowest addressed byte in an active segment
 - Size of each segment is 64K contiguous bytes
 - Total active memory is 256k bytes
 - 64K-bytes for code
 - 64K-bytes for stack
 - 128K-bytes for data
- Four Segment Registers
 - Code segment (CS) register- Code storage
 - Stack segment (SS) register- Stack storage
 - Data segment (DS) register- Data storage
 - Extra segment (ES) register- Data storage

User access, Restrictions, and Orientation



- Segment registers are user accessible
 - Programmer can change values under software control
 - Permits access to other parts of memory
 - Example: a new data space can be activated by replace the values in DS and ES
- Restriction on the address of a segment in memory
 - Must reside on a 16 byte address boundary
 - Examples: 00000H, 00010H, 00020H
- Orientation of segments:
 - Contiguous—A&B or D,E&G or JK
 - Adjacent
 - Disjointed—C&F
 - Overlapping—B&C or C&D

Memory Map

- Memory address space is partitioned into general use and dedicated use areas
- Dedicated/Reserved:
 - $0H \rightarrow 7FH$ interrupt vector table
 - 1st 128 bytes
 - 32 4-byte pointers
 - 16-bit segment base address—2 MSBytes
 - 16-bit offset—2 LSBytes
 - $0H \rightarrow 13H$ dedicated to internal interrupts and exceptions
 - 14H → 7FH reserved for external user-defined interrupts
 - FFFF0H \rightarrow FFFFBH dedicated to hardware reset
 - FFFFCH \rightarrow FFFFFH reserved for future products
- General use:
 - $80H \rightarrow FFFEFH$
 - Available for stack, code, and data



Accessing Code Storage Space

Instruction pointer (IP): identifies the location of the next word of instruction code to be fetched from the current code segment

- 16-bit offset—address pointer
- CS:IP forms 20-bit physical address of next word of instruction code
 Instruction fetch sequence
 - 8088/8086 fetches a word of instruction code from code segment in memory
 - Increments value in IP by 2
 - Word placed in the instruction queue to await execution
 - 8088 prefetches up to 4 bytes of code
- Instruction execution sequence
 - Instruction is read from output of instruction queue and executed
 - Operands read from data memory, internal registers, or the instruction queue
 - Operation specified by the instruction performed on operands
 - Result written to data memory or internal register

Internal Storage of Data and Addresses

- Four general purpose data registers
 - Accumulator (A) register
 - Base (B) register
 - Count (C) register
 - Data (D) register
- Can hold 8-bit or 16-bit data
 - AH/AL = high and low byte value
 - AX = word value
- Uses:

Hold data such as source or destination operands for most operations—ADD, AND, SHL

- Hold address pointer for accessing memory
- Some also have dedicated special uses
 - C—count for loop, repeat string, shift, and rotate operations
 - B—Table look-up translations, base address
 - D—indirect I/O and string I/O

H 15 8	L 17	0
	AX	
AH	AL	Accumulator
	Born	
BH	BL	Dase
	CX	
СН	CL	Count
· · · ·	DX	
DH	DL	Data
	(a)	

Register	Operations						
AX	Word multiply, word divide, word I/O						
AL	Byte multiply, byte divide, byte I/O, translate, decimal arithmetic						
AH	Byte multiply, byte divide						
BX	Translate						
сх	String operations, loops						
CL	Variable shift and rotate						
DX	Word multiply, word divide, indirect I/O						

(b)

Pointer and Index Registers- Accessing Information in Memory



- Pointers are offset addresses used to access information in a segment of memory
- Two pointer registers
 - Stack pointer register
 - SP = 16-bit stack pointer
 - Base pointer register
 - BP = 16-bit base pointer
 - Access information in "stack segment" of memory
 - SP and BP are offsets from the current value of the stack segment base address
 - Select a specific storage location in the current 64K-byte stack segment
 - SS:SP—points to top of stack (TOS)
 - SS:BP—points to an element of data in stack

Pointer and Index Registers- Accessing Information in Memory



- Value in an index register is also an address pointer
- Two index registers
 - Source index register
 - SI = 16-bit source index register
 - Destination index register
 - DI = 16-bit destination index register
 - Access source and destination operands in data segment of memory
 - DS:SI—points to source operand in data segment
 - DS:DI—points to destination operand in data segment
 - Also used to access information in the extra segment (ES)

Status Register- Status and Control Flags



FLAGS register: 16-bit register used to hold single bit status and control information called flags

- 9 active flags in real mode
- Two categories
 - Status Flags—indicate conditions that are the result of executing an instruction
 - Execution of most instructions update status
 - Used by control flow instructions as test conditions
 - Control Flags—control operating functions of the processor
 - Used by software to turn on/off operating capabilities

Flags Register- Status Flags



- Examples of Status Flags—CF, PF, ZF, SF, OF, AF
 - Carry flag (CF)
 - I = carry-out or borrow-in from MSB of the result during the execution of an arithmetic instruction
 - 0 = no carry has occurred
 - Parity flag (PF)
 - 1 = result produced has even parity
 - 0 = result produced has odd parity
 - Zero flag (ZF)
 - 1 = result produced is zero
 - 0 = result produced is not zero
 - Sign bit (SF)
 - 1 = result is negative
 - 0 = result is positive
 - Others
 - Overflow flag (OF)
 - Auxiliary carry flag (AF)

Flags Register- Control Flags

- Examples of Control Flags—TF, IF, DF
 Interrupt flag (IF)
 - Used to enable/disable external maskable interrupt requests
 - 1 = enable external interrupts
 - 0 = disable external interrupts
 - Trap flag (TF)
 - 1 = turns on single-step mode
 - 0 = turns off single step mode
 - Mode useful for debugging



- Employed by monitor program to execute one instruction at at time (single step execution)
- Direction flag (DF)
 - Used to determine the direction in which string operations occur
 - 1 = automatically decrement string address—proceed from high address to low address

0 = Automatically increment string address—proceed from low address to high address

Generating a Memory Address- Logical and Physical Addresses



- Logical address: real-mode architecture described by a segment address and an offset
 - Segment base address (CS, DS, ES, SS) are 16 bit quantities
 - Offsets (IP, SI, DI, BX, DX, SP, BP, etc.) are 16 bit quantities
 - Examples:
 - CS:IP 100H:100H Code access
 - DS:SI 2000H:1EFH Data access
 - ES:DI 3000H:0H Data access
 - SS:SP F000H:FFH Stack access
- Physical Address: actual address used for accessing memory
 - 20-bits in length
 - Formed by:
 - Shifting the value of the 16-bit segment base address left 4 bit positions
 - Filling the vacated four LSBs with 0s
 - Adding the 16-bit offset

Generating a Memory Address- Example

SHIFT LEFT 4 BITS 1 2 3 4 SEGMENT 1 2 3 4 0 15 0 19 0 0 2 2 0 15 0 0 1 2 3 6 2 PHYSICAL ADDRESS 19 0 0 TO MEMORY

Example:

Segment base address = 1234H Offset = 0022H

 $1234H = 0001\ 0010\ 0011\ 0100_{2}$ $0022H = 0000\ 0000\ 0010\ 0010_{2}$

Shifting base address, 0001001000110100**0000**₂ = 12340H

Adding segment address and offset $0001001000110100000_2 + 000000000000100010_2 =$ $= 00010010001101100010_2$ = 12362H

Generating a Real-Mode Memory Address-Boundaries of a Segment



Relationship between Logical and Physical Addresses



 Many different logical addresses map to the same physical address

Examples:

2BH:13H = 002B0H+0013H = 002C3H

2CH:3H = 002C0H + 0003H = 002C3H

These logical addresses are called "aliases"

The Stack



- Stack—temporary storage area for information such as data and addresses
 - Located in stack segment of memory
 - Real mode—64K bytes long
 - Organized as 32k words
 - Information saved as words, not bytes

Organization of stack

- SS:0000H→ end of stack (lowest addressed word)
- SS:FFFEH→ bottom of stack (highest addressed word)
- SS:SP→ top of stack (last stack location to which data was pushed
- Stack grows down from higher to lower address
 Used by call, push, pop, and return operations
 - Examples
 - PUSH SI \rightarrow causes the current content of the SI register to be pushed onto the "top of the stack" POP SI \rightarrow causes the value at the "top of the stack" to be popped back into the SI register

Push Stack Operation



Pop Stack Operation



Organization of the I/O Address Space



- Input/output address space
 - Place where I/O devices are normally implemented
 - I/O addresses are only 16-bits in length
 - Independent 64K-byte address space
 - Address range 0000H through FFFFH

Page 0

- First 256 byte addresses → 0000H -
- 00FFH
- Can be accessed with direct or variable
- I/O instructions
- Ports F8H through FF reserved

Organization of the I/O Data



8088/8086 Instruction Groups and Assembly Notation

- Instructions are organized into groups of functionally related instructions
 - Data Transfer instructions
 - Input/output instructions
 - Arithmetic instructions
 - Logic instructions
 - String Instructions
 - Control transfer instructions
- In assembly language each instruction is represented by a "mnemonic" that describes its operation and is called its "operation code (opcode)"
 - MOV = move \rightarrow data transfer

location of the result

- ADD = add \rightarrow arithmetic
- JMP = unconditional jump \rightarrow control transfer
- Operands: Identify whether the elements of data to be processed are in registers or memory
 - Source operand– location of one operand to be processed
 - Destination operand—location of the other operand to be processed and the

8088/8086 Machine Language

DATA TRANSFER

IOV = Move:	76	54	3 2	2 1 (7 (5	4 3	210	76543210	76543210	7 8 5 4 3 2 1 0	7 6 5 4 3 2 1 0
egister/memory to/from register	10(0 0	1 Ó	d v	mo	đ	reg	r/m	(DISP-LO)	(DIŚP-HI)		
nmediate to register/memorý	110	0 0	0 1	1 v	mo	d 0	0	0 r/m	(DISP-LO)	(DISP-HI)	data	data if w = 1
nmediate to register	10	1 1	w	reg		(dala		data if w = 1			·
emory to accumulator	101	10	0 0	0 v		ac	ddr-lo	0	addr-hi			
ccumulator to memory	101	0	0 0	1 V		ađ	ldr-lo	>	addr-hi			
egister/memory to segment register	100	0 0	11	1 (тo	9 0	SR	t r/m	(OISP-LO)	(DISP-HI)		
sgment register to register/memory	100	0 0	1 1	0 (mo	1 O	SR	t r/m	(DISP-LO)	(DISP-HI)		

- Native language of the 8088/8086 (PC) is "machine language (code)"
 - One to one correspondence to assembly language statements
 - Instructions are encoded with 0's and 1's
 - Machine instructions can take up from 1 to 6 bytes
 - Example: Move=MOV
 - The wide choice of register operands, memory operands, and addressing mode available to access operands in memory expands the move instruction to 28 different forms
Structure of an Assembly Language Statement

- General structure of an assembly language statement LABEL: INSTRUCTION ;COMMENT
 - Label—address identifier for the statement
 - Instruction—the operation to be performed
 - Comment—documents the purpose of the statement
 - Example: START: MOV AX, BX ; COPY BX into AX
- Other examples:

INC SI ;Update pointer ADD AX, BX

- Few instructions have a label—usually marks a jump to point
- Not all instructions need a comment

What is the "MOV part of the instruction called?

What is the BX part of the instruction called?

What is the AX part of the instruction called?

Assembler and the Source Program

TITLE BLOCK-MOVE PROGRAM

PAGE .132

COMMENT #This program moves a block of specified number of bytes from one place to another place*

٠

;Define constants used in this program

n Blk1ADD Blk2ADD DATASE6	= R= R= ADDR=	16 100H 120H 1020H	;Bytes to be moved ;Source block offset address ;Destination block offset addr ;Data segment start address
STACK_SEG	SEGMENT		STACK 'STACK'
-	DB		64 DUP (?)
STACK_SEG	ENDS		
CODE SEG	SEGMENT		CODE 1
BLOCK	PROC		FAR
ASSUME	CS:CODE	_SE6,SS:	STACK_SE6
			-

:To return to DEBUG program put return add

PUSH DS MOV AX, 0 AX PUSH

S

;Set up the data segment address

AX. DATASEGADDR HOW HOV DS, AX

;Set up the source and destination offset addresses

SI, BLKIADDR MOV DI, BLK2ADDR HOV

:Set up the count of bytes to be moved

```
HOV
        CX, N
```

:Copy source block to destination block

NXTPT:	MOV	AH, [SI]	;Move a byte
	MOV	EDÌI, AH	
	INC	SI	;Update pointers
	INC	DI	
	DEC	CX	;Update byte counter
	JNZ	NXTPT	Repeat for next byte
	RET		;Return to DEBUG progra
BLOCK		ENDP	
CODE SE	G	ENDS	
_	END	BLOCK	;End of program

- Assembly language program
 - Assembly language program (.asm) file—known as "source code"
 - Converted to machine code by a process called "assembling"
 - Assembling performed by a software program an "8088/8086 assembler"
 - "Machine (object) code" that can be run on a PC is output in the executable (.exe) file
 - "Source listing" output in (.lst) file—printed and used during execution and debugging of program
- DEBUG—part of "disk operating system (DOS)" of the PC
 - Permits programs to be assembled and disassembled
 - Line-by-line assembler
 - Also permits program to be run and tested
 - MASM—Microsoft 80x86 macroassembler
 - Allows a complete program to be assembled in one step

Reading the Listing File

Microsof BLOCK-MC	Et (R) DVE PRO	Macro Asse GRAM	embler Vers:	ion 5.10		5/17/92 18:10:04 Page 1-1	
1	1 2 3		TITL	E BLOCK-MOVE	PROGRAM		
	5		COMMI	PAGE ENT *This pr from on	,132 ogram moves e place to a	a block of specified nother place*	l number of bytes
10			; Defi	ne constants	used in thi	s program	
13 14 15 16	3 = 001 4 = 010 5 = 012 5 = 102 7	0		N= BLK1ADDR= BLK2ADDR= DATASEGADDR	16 100H 120H =1020H	;Bytes to be moved ;Source block offs ;Destination block ;Data segment star	l let address c offset addr rt address
18 19 20 21	3 9 0000 0 0000	0040[??		STACK_SEG	SEGMENT	STACK 'STACK' 64 DUP(?)	
23	2 3 1 0040]	STACK_SEG	ENDS		
21	7 0000 3 0000			CODE_SEG BLOCK ASSUME	SEGMENT PROC CS:CODE_SEG	`CODE' FAR , SS:STACK_SEG	
31			;To 1	return to DE	BUG program	put return address	on the stack
33	0000 0001 0001 0004	1E B8 0000 50		PUSH DS MOV AX, 0 PUSH AX			
37	7		;Setu	up the data	segment addr	ess	
39	0005	B8 1020 8E D8		MOV AX, D MOV DS, A	ATASEGADDR X	·	•
42	2		;Setu	up the sourc	e and destin	ation offset adress	ies
44	000A 000D	BE 0100 BF 0120		MOV SI, B MOV DI, B	LK1ADDR LK2ADDR	skuði a síringe se	
47	7 3		;Setu	ip the count	of bytes to	be moved	
49 50	0010	B9 0010		MOV CX, N			
51 52	2		;Copy	y source blo	ck to destin	ation block	
53 54	0013 0015	8A 24 88 25	NXTPT	MOV AH, [MOV [DI],	SI] AH	Move a byt	
55 56 57 58	5 0017 5 0018 7 0019 3 001A	46 47 49 75 F 7		INC SI INC DI DEC CX JNZ NXTPT BET	a operation Andriaria (;Update po: ;Update byt ;Repeat for	nters ce counter next byte
60 61 62	001D 001D			BLOCK CODE_SEG END	ENDP ENDS BLOCK	;End of pro	ogram
	1						3

- Instruction statements—operations to be performed by the program
 - Example—line 53
- 0013 8A 24 NXTPT: MOV AH, [SI]; Move a byte

Where:

0013 = offset address (IP) of first byte of code in the CS

8A24 = machine code of the instruction

NXTPT: = Label

MOV = instruction mnemonic

AH = destination operand

[SI] = source operand in memory

;Move xxxxx = comment

- Directives—provides directions to the assembler program
 - Example—line 20

0000 0040

DB 64 DUP(?)

Defines and leaves un-initialized a block of 64 bytes in memory for use as a stack

16.480/552 Micro II

More Information in the Listing

Segments and Groups:	01.2 minus te	a an isonati - Si atana a satul
Name	Length Align	Combine Class
CODE_SEG	. 001D PARA NONE 'CODE' . 3/00408 PARA STACK STACK'	
Symbols: The network politice on the simple state Note in grad three of	CCT: BDA9 HUBE HSEDELD LLEIT THAMMOD J. Type Af Value (Attr	
BLK1ADDR	. NUMBER 0100 . NUMBER constants0120 accessor . F PROC 0000 CODE_SEC	5 Length ≠ 001D
DATASEGADRA LANDA AN ANALASIA TANASEGADRA ANALASIA ANALASIA TANASEGADRA ANALASIA ANALASIA TANASEGADRA ANALASIA TANASEGADA ANALASIA NGREDALI, TANA ANALASIA NGREDALI, TANA ANALASIA NYTPT	34 1 NUMBER -FCF102018 D101 SG3A5358 NUMBER SG3A5358 L NEAR 0013 CODE_SEC	13 = 00'0)A = 01°C 15 = 0120 15 = 1020 1 = 1020
GCPU	TEXT block TEXT 510	12 19 7000 20 3400 00007 21 77 22 77
59 Source Lines 59 Total Lines 15 Symbols	1979) 1970) 1980) 1980) 1990) 1990)	23. 52. 75. 75. 75.
47222 + 347542 Bytes symbol spac 0 Warning Errors	i traam 2000 - Nobel Bodon 19 free - Brousa 19 Goost Born - Gemusion	ビービタンター 二次 前日にも一号な 一定に 二方表
to the O Severe Errors as the log of	ando ad againet in the second second	
(d)	April Backburg	SL 0000 Er

- Other information provided in the listing
 - Size of code segment and stack
 - What is the size of the code segment?
 - At what offset address does it begin? End?

Names, types, and values of constants and variables

- At what line of the program is the symbol "N" define?
- What value is it assigned?
- What is the offset address of the instruction that uses N?
- # lines and symbols used in the program
 - Why is the value of N given as 0010?
- # errors that occurred during assembly

Converting Assembly Language to Machine Code

- Part of the 80x86 instruction set architecture (ISA)
 - What is the machine instruction length (fixed, variable, hybrid)?
 - What are the sizes of the fields—varying sizes?
 - What are the functions of the fields?
- 80x86's register-memory architectures is hybrid length
 - Multiple instruction sizes, but all have byte wide lengths-
 - 1 to 6 bytes in length for 8088/8086
 - Up to 17 bytes for 80386, 80486, and Pentium
 - Advantages of hybrid length
 - Allows for many addressing modes
 - Allows full size (32-bit) immediate data and addresses
 - Disadvantage of variable length
 - Requires more complicated decoding hardware—speed of decoding is critical in modern uP
- Load-store architectures normally fixed length—PowerPC (32-bit), SPARC (32-bit), MIP (32-bit), Itanium (128-bits, 3 instructions)



General Instruction Format



- Information that must be coded into the instruction
 - Operation code--opcode
 - Source(s) and destination registers
 - Size of data-W
 - Addressing mode for the source or destination
 - Registers used in address computation
 - Immediate address displacement: How many bytes?
 - Immediate data: How many bytes?

		Dyte 1 million
MOV = Move:	7 6 5 4 3 2 1 0	Opcode field (6-bits)—specifies the operation to be performed by the instruction
Register/memory to/from register	100010dw	 Move immediate to registers/memory = 1100011
Immediate to register/memory	1100911w	 Move memory to accumulator = 1010000 Move segment register to register/memory = 10001100
Immediate to register	1011 w reg	• REG (3-bit)—selects a first operand as a register
Memory to accumulator	101000w	• Move immediate to register = 1011(w)(reg)—only requires one register which is the destination
Accumulator to memory	101001 w	 Accumulator register= 000
Register/memory to segment register	10001110	 Count register = 001 Data Register = 010
Segment register to register/memory	10001100	• W (1-bit)—data size word/byte for all registers
		• Byte = 0

•

•	Bvte	1	inform	ation
	Dyte.		IIII OI III	auvin

REG	W = 0	W = 1
000	AL	AX
001	CL	СХ
010	DL	DX
011	BL	BX
100	AH	SP
101	СН	BP
110	DH	SI
111	BH	DI

D (1-bit)—register direction: tells whether the register
which is selected by the REG field in the second byte is
the source or destination

- Add register to register = 000000(d)(w)
- $D = 0 \rightarrow$ source operand

• Word =1

• $D=1 \rightarrow$ destination operand

Binary Instruction Format: Example

INC = Increment;

Register/memory

Register

AAA = ASCII adjust for add

REG

000

001

010

011

100

101

110

111

W = 0

AL

CL

DL

BL

AH

CH

DH

BH

DAA = Decimal adjust for add

0	ŧ.	0	0	0	r	eg		
0	Ņ	1	1	0	١	1	1	
0	0	1	₽	0	۱	1	1	

W = 1

AX

CX

DX

BX

SP

BP

SI

DI

111111w	mod 0 0 0 <u>r</u> /m	(DISP-LO)	(DISP-HI)
		· · · · · · · · · · · · · · · · · · ·	L

One Byte Example:

Encode the instruction in machine code

INC CX

- Solution:
 - Use "INC register" instruction format—special short form for 16-bit register

01000 (REG)

- CX is destination register CX = 001
- Machine code is $01000 (001) = 01000001 = 41H \rightarrow one$ byte instruction
 - INC CX = 41H

16.480/552	Micro II
10.100/00/2	1011010 11

NOV - Mana			
	70543210	70543210	Byte 2 information:
Register/memory to/from register	100010dw	mod reg r/m	• MOD (2-bit mode field)—specifies the type of
Immediate to register/memory	1100011°w	mod 0 0 0 r/m	the second operand
Immediate to register 10 1 1 w reg data mom		• Memory mode: 00, 01,10—Register to memory move operation	
Memory to accumulator	1.0.1.0.0.0.0.w.r	addr-io addr-i -	• 00 – no immediate displacement
Accumulator to memory	nulator to memory 1 0 1 0 0 0 w addr-to (register used fo		(register used for addressing)
Register/memory to segment register	10001110	mod 0 SR r/m	• 01 = 8-bit displacement (imm8) follows (8-bit offset address)
Segment register to register/memory	10.001100	mod 0 SR r/m	 10 = 16-bit displacement (imm16) follows (16-bit offset address)
CODE EXPLA	NATION		 Register mode: 11—register to register move operation
00 Memory Mode, follows*	no displacemer	nt	 11 = register specified as the second operand
01 Memory Mode, displacement fo	8-bit Hows		
10 Memory Mode, displacement fo	16-bit Ilows		
11 Register Mode (displacement)	no		

*Except when R/M = 110, then 16-bit displacement follows

. .

16.480/552 Micro II

В

MCV = Move:	7 8 5 4 3 2 1 0	7 6 5 4 3 2 1 0
Register/memory to/from register	100010dw	mod reg r/m
Immediate to register/memory	1100011w	mod 0 0 0 r/m
Immediate to register Control and Station work of Station of Station	1011 w reg	data A A A A A A A A A A A A A A A A A A A
Memory to accumulator	1010000w	
Accumulator to memory	1 0 1 0 0 0 1 w	addr-lo
Register/memory to segment register	1 0 0 0 1 1 1 0	mod 0 SA r/m
Segment register to register/memory	10001100	mod 0 SR r/m

REG	W = 0	W = 1
000	AL	AX
001	CL	СХ
010	DL	DX
011	BL	BX
100	AH	SP
101	СН	BP
110	DH	SI
111	BH	DI

<u>yt</u>	2 information (continued):
•	REG (3-bit register field)—selects the register for a first operand, which may be
	the source or destination

- Accumulator register= 000
- Count register = 001
- Data Register = 010
- Move register/memory to/from register
 - Byte 1= 100010(d)(w)
 - Byte 2 = (mod) (reg) (r/m)
- Affected by byte 1 information:
 - W (1-bit)—data size word/byte for all registers
 - **Byte** = 0
 - Word =1

MOV =	Mave:			7.8	5 4 3	1 2	1.0	7 6 5	4 3 2	10		
			ŕ			<u> </u>	-	1			Byte 2 information (continued):	
Register	r/memory to/fr	om register		100) 0 1	<u> </u>	d w	mod	reg	r/m	• R/M (3-bit register/memory field)—specifies the	
Immedia	ite to register/r	nemorý		110) O 0	1	1 w	mod	000	r/m	second operand as a register or a storage location	n
Immedia	te to registér		Γ	10	i 1 1	Ń ľ(99		data		in memory	
••	_8 £ € 5 = 8 •• •• • • • • • •	1 4 4 3 4 3 4 3 4	N 8	<u>.</u>	<u></u>			6 4 4	<u>*</u>	11 - 12 - 14 -	 Dependent on MOD field 	
Memory	to accumulate	f ,		1 0 1 بکھیت	0 0 °	-0	0 W	er a dinta	adr-10		• Mod = 11 R/M selects a register	
Accumu	lator to memory	y a sean ann ann an a dù	n a tarse	1-0-1	0.0	0	1 W	in i n a	ddr-lo		• R/M = 000 Accumulator register	
Register	/memory to se	gment regișter	ы	1-0-()~ 0 ~1	1	1 0	mod) SA	r/m	• R/M= 001 = Count register	
Seamen	t register to rec	uster/memory	. 1	10(+ 0 1	 	0.0	mod		ri m	• R/M = 010 = Data Register	
		,,	L			<u> </u>					 Move register/memory to/from register 	
											• Byte 1= 100010(d)(w)	
1						Т					• Byte 2 = (mod) (reg) (r/m)	
		MOD = 1	•								• Affected by byte 1 information:	
	R/M	W=0	M	/=1							• W (1-bit)—data size word/byte for all registers	

- Byte = 0
- Word =1
- D (1-bit)—register direction for first operand in byte 2 (reg)
 - $D = 0 \rightarrow$ source operand
 - $D=1 \rightarrow$ destination operand

000

001

010

011

100

101

110

111

AX

CX

DX

BX

SP

BP

SI

DI

AL

CL

DL

BL

AH

CH

DH

BH

MOV = Move:	1	•		6 4	1	3	2	1	0	1	7 6	5	4	3	2	1 0
Register/memory to/from register	$\left\lceil \cdot \right\rceil$	0	0	0	1	1	Ó	đ	w	•	nod	ŀ	F	•g		r/m
Immediate to register/memory	1	1	0	0) ())	1	1	w	1	nod	ļ	0	0	Ô	r/m
Immediate to register Constructions and the second	1	0 	1	्। ५		Ŵ	1	•)	6		4	dı	ita 4		
Memory to accumulator	1	0	1) 1	0	0	W.		aan ada	۲ ۲	d d	r-10)	
Accumulator to memory	1	0	- 1 -	0	r ()-1	0	1	•w·		· /	** 8	dd	r-ic	5	
Register/memory to segment register	•	0	0	-0	p-1	1	1	1	. 0	-	nod		0	58	r	r/m
Segment register to register/memory	١,	0	0	0	, .	1	1	0	0		nod	. 1	0	SR		r/m

EFFECTIVE ADDRESS CALCULATION								
R/M MOD = 00 MOD = 01 MOD = 10								
000	(BX) + (SI)	(BX) + (SI) + D8	(BX) + (SI) + D16					
001	(BX) + (DI)	(BX) + (DI) + D8	(BX) + (DI) + D16					
010	(BP) + (SI)	(BP) + (SI) + D8	(BP) + (SI) + D16					
011	(BP) + (DI)	(BP) + (DI) + D8	(BP) + (DI) + D16					
100	(SI)	(SI) + D8	(SI) + D16					
101	(DI)	(DI) + D8	(DI) + D16					
110	DIRECT ADDRESS	(BP) + D8	(BP) + D16					
111	(BX)	(BX) + D8	(BX) + D16					

11.1

Byte 2 information (continued):

- MOD = 00,10, or 10 selects an addressing mode for the second operand that is a storage location in memory, which may be the source or destination
 - Dependent on MOD field
 - Mod = 00 R/M
 - R/M = 100 → effective address computed as EA = (SI)
 - R/M= 000 = → effective address computed as

EA = (BX)+(SI)

- R/M = 110 = → effective address is coded in the instruction as a direct address
- EA = direct address = imm8 or imm16

MCV = Move:	7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
Register/memory to/from register	100010dw mod reg r/m
Immediate to register/memory	1 1 0 0 0 1 1 w mod 0 0 0 r/m
Immediate to register Common and States and Angle Cardon and	1011 wreg data
Memory to accumulator	1 0 1 0 0 0 0 w
Accumulator to memory	1 0 1 0 0 0 9 w
Register/memory to segment register	1 0 0 0 1 1 1 0 mod 0 SA r/m
Segment register to register/memory	10001100 mod 0 SR mm

	EFFECTIVE ADDRESS CALCULATION										
R/M	R/M MOD = 00 MOD = 01 MOD = 1										
000	(BX) + (SI)	(BX) + (SI) + D8	(BX) + (SI) + D16								
001	(BX) + (DI)	(BX) + (DI) + D8	(BX) + (DI) + D16								
010	(BP) + (SI)	(BP) + (SI) + D8	(BP) + (SI) + D16								
011	(BP) + (DI)	(BP) + (DI) + D8	(BP) + (DI) + D16								
100	(SI)	(SI) + D8	(SI) + D16								
101	(DI)	(DI) + D8	(DI) + D16								
110	DIRECT ADDRESS	(BP) + D8	(BP) + D16								
111	(BX)	(BX) + D8	(BX) + D16								

1 **–** 1

Move register/memory to/from register

- Byte 1= 100010(d)(w)
- Byte 2 = (mod) (reg) (r/m)
- Affected of byte 1 information:
 - W (1-bit)—data size word/byte for all registers
 - Byte = 0
 - Word =1
 - D (1-bit)—register direction for first operand in byte 2 (reg)
 - $D = 0 \rightarrow$ source operand
 - $D=1 \rightarrow$ destination operand



MOD = 11						
R/M	W = 0	W = 1				
000	AL	AX				
001	CL	СХ				
010	DL	DX				
011	BL	BX				
100	AH	SP				
101	СН	BP				
110	DH	SI				
111	ВН	DI				

- Two Byte example using R/M field for a register:
 - Encode the instruction in machine code

INC CL

- Solution:
 - Use "INC register/memory" instruction format—general form for 8-bit or 16-bit register/memory
 - Byte 1

1111111(W)

• CL= byte wide register → W = 0 11111110 =FEH



MOD = 11						
R/M	W = 0	W = 1				
000	AL	AX				
001	CL	СХ				
010	DL	DX				
011	BL	ВX				
100	AH	SP				
101	Сн	BP				
110	DH	SI				
111	вн	DI				

- Two Byte example using R/M field for a register (continued):
 - Byte 2
 - (MOD) 000(R/M)
 - Destination is register register CL
 - MOD = 11
 - R/M = 001
 - (11)000(001) = 11000001 = C1H
 - Machine code is

(Byte 1)(Byte 2) = 11111110 11000001 = FEC1H → two byte instruction

INC CL = FEC1H

ARITHMETIC

ADD = Add:

Reg/memory with register to either

Immediate to register/memory

Immediate to accumulator

MOD = 11						
R/M	W = 0	W = 1				
000	AL	AX				
001	CL	CX				
010	DL	DX				
011	BL	BX				
100	AH	SP				
101	Сн	BP				
110	DH	SI				
111	ВН	DI				

78543210 78543210 78543210 78543210 78543210 78543210 78543210

w b 0 0 0 0 0 0	mod reg r/m	(DISP-LO)	(DISP-HI)		
10000 0s w	mod 0 0 0 r/m	(DISP-LO)	(DISP-HI)	data	data if s: w=01
0000010w	data	data if w=1			

- Two Byte example using R/M field for a register:
 - Encode the instruction in machine code MOV BL,AL

-

- Solution:
 - Use "register/memory to/from register" instruction format—most general form of move instruction
 - Byte 1

100010(D)(W)

- Assuming AL (source operand) is the register encoded in the REG field of byte 2 (1st register)
 - $\mathbf{D} = \mathbf{0} =$ source
- Both registers are byte wide
 - W = 0 = byte wide
- Byte 1 = 100010(0)(0) = 10001000 = 88H

 DATA TRANSFER																			
MOV = Mave:	1	8	5	4 3	2	10	76	5 4	32	1 0	76543	210	7 6 5 4 3 2 1 0	765432	10	76	5 4	3 2	110
Register/memory to/from register	1	0	0 0) 1	0 0	w t	mod	re	9	f/m	(DISP-LC))	(DISP-HI)]					
Immediate to register/memory		1	0 0) 0	1	w	mod	0 0	0	r/m	(DISP-LO	>>	(DISP-HI)	data		4	lata	if w -	• 1
Immediate to register	•	0	1	1 w	re	Q.		dat	a		data if w	• 1							
Memory to accumulator	,	0	1 (0 0	0 () w		addr	-io		addr-hi								
Accumulator to memory	Ŀ	0	1 (0 0	0 1	w		addr	-10		addr-hi			_					
Register/memory to segment register	[0	0 (0 1	1	10	mođ	0 9	SR	r/m	(DISP-LC	>>	(DISP-HI)]					
Segment register to register/memory	[0	0 (0 1	1	0 0	mod	0 5	SR	r/m	(DISP-LC))	(DISP-HI)]					
	_																		

REG	W = 0	W = 1
000	AL	AX
001	CL	CX
010	DL	DX
011	BL	вх
100	AH	SP
101	Сн	BP
110	DH	SI
111	BH	DI

- Two Byte Example (continued):
 - Byte 2

(MOD)(REG)(R/M)

- Both operands are registers
 - MOD = 11
- 2nd register is destination register BL
 - R/M = 011
- 1st register is source register AL

• $\mathbf{REG} = \mathbf{000}$

(11)000(011) = 11000011 = C3H

• Machine code is

(Byte 1)(Byte 2) = 10001000 11000011 = $88C3H \rightarrow two$ byte instruction MOV BL, AL = 88C3H

		1
R/M	W = 0	W = 1
000	AL	AX
001	CL	CX
010	DL	DX
011	BL	BX
100	AH	SP
101	СН	BP
110	DH	SI
111	вн	DI
	-	

MOD - 11

ANITHMETIC			
ADD = Add:	76543210 78543210	78543210 78543210	7 8 5 4 3 2 1 0 7 8 5 4 3 2 1 0
Reg/memory with register to either	0 0 0 0 0 d w mod reg r/m	(DISP-LO) (DISP-HI)	
Immediate to register/memory	100000sw mod 000 r/m	(DISP-LO) (DISP-HI)	data data if s: w=01
Immediate to accumulator	000010w data	data if w=1	

- Two Byte example using R/M field for memory:
 - Encode the instruction in machine code

ADD AX, [SI]

• Solution:

.

- Use "register/memory with register to either" instruction format
 - Most general form of add instruction
 - No displacement needed—register indirect addressing
- Byte 1

000000(D)(W)

- AX (destination operand) is the register encoded in the REG field of byte 2 (1st register)
 - **D** = 1 = destination
- Addition is of word wide data
 - W = 1 = word wide
- Byte 1 = 000000(1)(1) = 00000011 =03H

3.3	Converting Assembly Language to Machine Code- General
	Instruction Format

REG	W = 0	W = 1
000	AL	AX
001	CL	сх
010	DL	DX
011	BL	вх
100	AH	SP
101	СН	BP
110	DH	SI
111	BH	DI

R/M	MOD = 00	MOD = 01	MOD = 10
000	(BX) + (SI)	(BX) + (SI) + D8	(BX) + (SI) + D16
001	(BX) + (DI)	(BX) + (DI) + D8	(BX) + (DI) + D16
010	(BP) + (SI)	(BP) + (SI) + D8	(BP) + (SI) + D16
011	(BP) + (DI)	(BP) + (DI) + D8	(BP) + (DI) + D16
100	(SI)	(SI) + D8	(SI) + D16
101	(DI)	(DI) + D8	(DI) + D16
110	DIRECT ADDRESS	(BP) + D8	(BP) + D16
111	(BX)	(BX) + D8	(BX) + D16

Two Byte example using R/M field for memory (continued):

- Byte 2
 - (MOD)(REG)(R/M)
 - Second operand is in memory and pointed to by address is SI
 - MOD = $00 \rightarrow [SI]$
 - R/M specifies the addressing mode
 - $R/M = 100 \rightarrow [SI]$
 - 1st register is destination register AX
 - **REG = 000**

(00)000(100) = 00000100 = 04H

• Machine code is

(Byte 1)(Byte 2) = 00000011 00000100

= $0304H \rightarrow$ two byte instruction

ADD AX, [SI] = 0304H

16.480/552 Micro II

XOR = Exclusive or:						
Reg/memory and register to either	001100dw	mod reg r/m	(DISP-LO)	(DISP-HI)		
Immediate to register/memory	0011010w	data	(DISP-LO)	(DISP-HI)	data	data if w=1
Immediate to accumulator	0011010w	data	data if w=1			

- Multi-Byte Example using R/M field with memory displacement:
 - Encode the instruction in machine code
 - XOR CL,[1234H]
 - Solution:
 - Use "register/memory and register to either" instruction format
 - Most general form of XOR instruction
 - Displacement needed—direct addressing
 - Byte 1
- 001100(D)(W)
- CL (destination operand) is the register encoded in the REG field of byte 2 (1st register)
 - **D** = 1 = destination
- XOR is of byte wide data
 - W = 0 = byte wide
- Byte 1 = 001100(1)(0) = 00110010 = 32H

REG	W = 0	W = 1
000	AL	AX
001	CL	СХ
010	DL	DX
011	BL	вх
100	AH	SP
101	СН	BP
110	DH	SI
111	ВН	DI

	EFFECTIVE A	DDRESS CALCULA	TION
R/M	MOD = 00	MOD = 01	MOD = 10
000	(BX) + (SI)	(BX) + (SI) + D8	(BX) + (SI) + D16
001	(BX) + (DI)	(BX) + (DI) + D8	(BX) + (DI) + D16
010	(BP) + (SI)	(BP) + (SI) + D8	(BP) + (SI) + D16
011	(BP) + (DI)	(BP) + (DI) + D8	(BP) + (DI) + D16
100	(SI)	(SI) + D8	(SI) + D16
101	(DI)	(DI) + D8	(DI) + D16
110	DIRECT ADDRESS	(BP) + D8	(BP) + D16
111	(BX)	(BX) + D8	(BX) + D16

Multi-Byte Example using R/M field with memory displacement (continued):

• Byte 2

(MOD)(REG)(R/M)

- Second operand is in memory and pointed to by a direct address
 - MOD = $00 \rightarrow$ direct address
- R/M specifies the addressing mode
 - $R/M = 110 \rightarrow direct address$
- 1st register is destination register CL

• **REG = 001**

(00)001(110) = 00001110 = 0EH

11-1

Immediate to accumulator	0011010w	data	data if w=1			
Immediate to register/memory	0011010w	data	(DISP-LO)	(DISP-HI)	data	data if w=1
Reg/memory and register to either	001100dw	mod reg r/m	(DISP-LO)	(DISP-HI)		
XOR = Exclusive or:						

- Multi-Byte Example using R/M field with memory displacement (continued):
 - Bytes 3 & 4
 - (LOW DISP) (HIGH DISP)
 - Indirect address is the displacement from the current data segment address (DS)
 - [1234H] = [12 34]
 - Byte 3 = LOW DISP = 34H =
 - Byte 4 = HIGH DISP =12H
 - •
 - Machine code is:

(Byte 1)(Byte 2)(Byte 3(Byte 4) = 320E3412H → two byte instruction XOR CL,[1234H] = 320E3412H

	Field	Value	Function
Γ		0	No sign extension
	5	1	Sign extend 8-bit immediate data to 16 bits if W=1
	М	0	Shift/rotate count is one
	v	1	Shift/rotate count is specified in CL register
	7	0	Repeat/loop while zero flag is clear
	6	1	Repeat/loop while zero flag is set

- SR (2-bit segment register field)—used in formats of instructions to specify a segment register
 - $SR = 11 \rightarrow DS = data segment register$

Register	SR	ES = extra segment register
ES	00	- rpose fields
CS	01) = shift count is 1
SS	10	= shift count is in CL register
DS	11	condition for REP string instruction
		\rightarrow repeat while ZF =0

• $Z = 1 \rightarrow$ repeat while ZF =1

Translating Assembly Langauge to Machine Code

	MOV AX,2000H	;LOAD AX REGISTER
	MOV DS,AX	LOAD DATA SEGMENT ADDRESS
	MOV SI,100H	;LOAD SOURCE BLOCK POINTER
	MOV DI, 120H	;LOAD DESTINATION BLOCK POINTER
	MOV CX,10H	;LOAD REPEAT COUNTER
NXTPT:	MOV AH, [SI]	;MOVE SOURCE BLOCK ELEMENT TO AH
	MOV [DI],AH	;MOVE ELEMENT FROM AH TO DESTINATION BLOCK
	INC SI	INCREMENT SOURCE BLOCK POINTER
	INC DI	;INCREMENT DESTINATION BLOCK POINTER
	DEC CX	;DECREMENT REPEAT COUNTER
	JNZ NXTPT	JUMP TO NXTPT IF CX NOT EQUAL TO ZERO
	NOP	;NO OPERATION

Instruction	Type of instruction	Machine code
MOV AX,2000H	Move immediate data to register	10111000000000000100000 ₂ = B80020 ₁₆
MOV DS,AX	Move register to segment register	1000111011011000 ₂ = 8ED8 ₁₆
MOV SI,100H	Move immediate data to register	10111110000000000000001 ₂ = BE0001 ₁₆
MOV DI, 120H	Move immediate data to register	1011111100100000000001 ₂ = BF2001 ₁₆
MOV CX,10H	Move immediate data to register	1011100100010000000000000002 = B91000 ₁₆
MOV AH, [SI]	Move memory data to register	1000101000100100 ₂ = 8A24 ₁₆
MOV [DI],AH	Move register data to memory	1000100000100101 ₂ ≠ 8825 ₁₆
INC SI	Increment register	$01000110_2 = 46_{16}$
INC DI	Increment register	$01000111_2 = 47_{16}$
DEC CX	Decrement register	$01001001_2 = 49_{16}$
JNZ NXTPT	Jump on not equal to zero	0111010111110111 ₂ = 75F7 ₁₆
NOP	No operation	$1001000_2 = 90_{16}$

Displacement for jump to NXTPT:

16.480/552 Micro II

Storing The Machine Code Program in Memory

Instruction	Type of instruction	Machine code
MOV AX,2000H	Move immediate data to register	10111000000000000000000000000000000000
MOV DS,AX	Move register to segment register	1000111011011000 ₂ = 8ED8 ₁₆
MOV SI, 100H	Move immediate data to register	101111110000000000000001 ₂ = BE0001 ₁
MOV DI, 120H	Move immediate data to register	1011111100100000000001 ₂ = BF2001 ₁
MOV CX, 10H	Move immediate data to register	10111001000100000000000000002 = B910001
MOV AH, [SI]	Move memory data to register	1000101000100100 ₂ = 8A24 ₁₆
MOV [DI],AH	Move register data to memory	1000100000100101 ₂ ≠ 8825 ₁₆
INC SI	Increment register	$01000110_2 = 46_{16}$
INC DI	Increment register	$01000111_2 = 47_{16}$
DEC CX	Decrement register	01001001 ₂ = 49 ₁₆
JNZ NXTPT	Jump on not equal to zero	0111010111110111 ₂ = 75F7 ₁₆
NOP	No operation	$1001000_2 = 90_{16}$

Memory address	Contents	Instruction
200H	B8H	MOV AX,2000H
201H	00Н	
202H	20H	
203H	8EH	MOV DS,AX
204H	D8H	
205H	BEH	MOV SI, 100H
206H	00H	
207 H	01H	
208H	BFH	MOV DI,120H
209H	20H	
20AH	01H	
20BH	вэн	MOV CX,10H
20CH	10H	
20DH	00H	
20EH	8AH	MOV AH, [SI]
20FH	24H	
210H	88H	MOV (DI),AH
211H	25H	
212H	46H	INC SI
213H	47H	INC DI
214H	49H	DEC CX
215H	75H	JNZ \$-9
216H	F7H	1
217H	904	NOP

16.480/552 Micro II

Displacement

Addressing Modes of the 8088/808 Microprocessor-Addressing Modes

- Addressing mode
 - Instructions perform their specified operation on elements of data that are called its operand
 - Types of operands
 - Source operand
 - Destination operand
 - Content of source operand combined with content of destination operand → Result saved in destination operand location
 - Operands may be
 - Part of the instruction—source operand only
 - Held in one of the internal registers—both source and destination operands
 - Stored at an address in memory—either the source or destination operand
 - Held in an input/output port—either the source or destination operand
- Types of addressing modes
 - Register addressing modes
 - Immediate operand addressing
 - Memory operand addressing
 - Each operand can use a different addressing mode

Register Operand Addressing Mode

Benisten	Operand sizes		
Register	Byte (Reg 8)	Word (Reg 16)	
Accumulator	AL, AH	AX	
Base	BL, BH	вх	
Count	CL, CH	сх	
Data	DL, DH	DX	
Stack pointer	_	SP	
Base pointer	_	BP	
Source index		SI	
Destination index	_	DI	
Code segment	· _	cs	
Data segment	-	DS	
Stack segment	_	SS	
Extra segment	_	ES	

- Register addressing mode operands
 - Source operand and destination operands are both held in internal registers of the 8088/8086
 - Only the data registers can be accessed as bytes or words
 - Ex. AL,AH \rightarrow bytes
 - $AX \rightarrow word$
 - Index and pointer registers as words
 Ex. SI → word pointer
 - Segment registers only as words
 Ex. DS → word pointer

Register Operand Addressing Mode



Register Operand Addressing Mode



Immediate Operand Addressing Mode

Opcode	Immediate operand

Immediate operand

- Operand is coded as part of the instruction
- Applies only to the source operand
- Destination operand uses register addressing mode
- Types
 - Imm8 = 8-bit immediate operand
 - Imm16 = 16-bit immediate operand
- General instruction structure and operation MOV Rx,ImmX ImmX → (Rx)

Immediate Operand Addressing Mode Example



Memory Operand Addressing Mode

PA = SBA : EA

PA = Segment base : Base + Index + Displacement

$$\mathsf{PA} = \left\{ \begin{array}{c} \mathsf{CS} \\ \mathsf{SS} \\ \mathsf{DS} \\ \mathsf{ES} \end{array} \right\} : \left\{ \begin{array}{c} \mathsf{BX} \\ \mathsf{BP} \\ \mathsf{BP} \end{array} \right\} + \left\{ \begin{array}{c} \mathsf{SI} \\ \mathsf{DI} \\ \mathsf{DI} \end{array} \right\} + \left\{ \begin{array}{c} \mathsf{8-bit \ displacement} \\ \mathsf{16-bit \ displacement} \\ \mathsf{16-bit \ displacement} \\ \mathsf{SI} \\ \mathsf{SI}$$

- Accessing operands in memory
 - Only one operand can reside in memory—either the source or destination
 - Calculate the 20-bit physical address (PA) at which the operand in stored in memory
 - Perform a read or write to this memory location
- ^J 'hysical address computation
 - Given in general as
 - $\mathbf{PA} = \mathbf{SBA:EA}$
 - **SBA** = Segment base address
 - **EA** = Effective address (offset)
 - Components of a effective address
 - Base → base registers BX or BP
 - Index \rightarrow index register SI or DI
 - Displacement \rightarrow 8 or 16-bit displacement
 - Not all elements are used in all computations—results in a variety of addressing modes

Direct Addressing Mode

$$\mathsf{PA} = \left\{ \begin{array}{c} \mathsf{CS} \\ \mathsf{DS} \\ \mathsf{SS} \\ \mathsf{ES} \end{array} \right\} : \left\{ \begin{array}{c} \mathsf{Direct address} \\ \mathsf{Direct address} \end{array} \right\}$$

- Direct addressing mode
 - Similar to immediate addressing in that information coded directly into the instruction
 - Immediate information is the effective address called the direct address
- Physical address computation

 $PA = SBA:EA \rightarrow 20$ -bit address

$$PA = SBA:[DA] \rightarrow$$
 immediate 8-bit or
16 bit displacement

- Segment base address is DS by default PA = DS:[DA]
- Segment override prefix (SEG) is required to enable use of another segment register

PA = SEG:ES:[DA]

16.480/552 Micro II

Direct Addressing Mode Example



16.480/552 Micro II

Direct Addressing Mode Example



Example (continued) State after execution Instruction CS:IP = 0100:0004 = 01004H01004H \rightarrow points to next sequential instruction Source operand (03235H,03234H) = BEEDH → unchanged Destination operand (CX) = BEED

Register Indirect Addressing Mode

$$PA = \begin{cases} CS \\ DS \\ SS \\ ES \end{cases} : \begin{cases} BX \\ BP \\ SI \\ DI \end{cases}$$

- Register indirect addressing mode
 - Similar to direct addressing in that the affective address is combined with the contents of DS to obtain the physical address
 - Effective address resides in either a base or index register
- Physical address computation
 - $PA = SBA:EA \rightarrow 20$ -bit address
 - $PA = SBA:[Rx] \rightarrow 16$ -bit offset
 - Segment base address is DS by default for BX, SI, and DI

PA = DS:[Rx]

• Segment override prefix (SEG) is required to enable use of another segment register

PA = SEG:ES:[Rx]

• What about BP?
Register Indirect Addressing Mode



Register Indirect Addressing Mode





Base Addressing Mode



- Based addressing mode
 - Effective address formed from contents of a base register and a displacement
 - Base register is either BX or BP (stack)
 - Direct/indirect displacement is 8-bit or 16bit
- Physical address computation

 $PA = SBA:EA \rightarrow 20$ -bit address

PA = SBA:[BX or BP] + DA

- Accessing a data structure
 - Based addressing makes it easy to access elements of data in an array
 - Address in base register points to start of the array
 - Displacement selects the element within the array
 - Value of the displacement is simply changed to access another element in the array
 - Program changes value in base register to select another array

Base Addressing Mode



Base Addressing Mode



Indexed Addressing Mode





Indexed addressing mode

- Similar to based addressing, it makes accessing elements of data in an array easy
- Displacement points to the beginning of array in memory
- Index register selects element in the array
- Program simply changes the value of the displacement to access another array
- Program changes (recomputes) value in index register to select another element in the array
- Effective address formed from direct displacement and contents of an index register
 - Direct displacement is 8-bit or 16-bit
 - Index register is either SI→ source operand or DI
 → destination operand
- Physical address computation

 $PA = SBA:EA \rightarrow 20$ -bit address

PA = SBA: DA + [SI or DI]

Indexed Addressing Mode



Indexed Addressing Mode



Based-Indexed Addressing Mode



PA = Segment base: Base + Index + Displacement



Based-indexed addressing mode

- Combines the functions of based and indexed addressing modes
- Enables easy access to two-dimensional arrays of data
- Displacement points to the beginning of array in memory
- Base register selects the row (*m*) of elements
- Index register selects element in a column (*n*)
- Program simply changes the value of the displacement to access another array
- Program changes (re-computes) value in base register to select another row of elements
- Program changes (re-computes) the value of the index register to select the element in another column
- Effective address formed from direct displacement and contents of a base register and an index register
 - Direct displacement is 8-bit or 16bit
 - Base register either BX or BP (stack)
 - Index register is either SI → source operand or DI → destination operand
- Physical address computation

$$PA = SBA:EA \rightarrow 20$$
-bit address

PA = SBA:DA + [BX or BP] + [SI or DI]

Based-Indexed Addressing Mode: Example



Based- Indexed Addressing Mode



- Example (continued)
- State after execution
 - Instruction

CS:IP = 0100:0004 = 01004H

01004H → points to next sequential instruction

- Source operand (06234H) = BEH \rightarrow unchanged
- Destination operand (AH) = BEH