## Chapter 5

## 8088/8086 Microprocessor Programming

## Introduction

### 5.1 Data-Transfer Instructions- $\checkmark$

5.2 Arithmetic Instructions- $\checkmark$
5.3 Logic Instructions-
5.4 Shift Instructions-
5.5 Rotate Instructions -

### 5.1 Data Transfer Instructions- Move Instruction

- Move instruction
- Used to move (copy) data between:
- Registers

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| MOV | Move | MOV D,S | (S) $\rightarrow$ (D) | None |

(a)

| Destination | Source |
| :--- | :--- |
| Memory | Accumulator |
| Accumulator | Memory |
| Register | Register |
| Register | Memory |
| Memory | Register |
| Register | Immediate |
| Memory | Immediate |
| Seg-reg | Reg16 |
| Seg-reg | Mem16 |
| Reg16 | Seg-reg |
| Memory | Seg-reg |

(b)

1. Is the destination in a register or memory?
2. What is the addressing mode of the source?
3. The destination?
4. What is SUM?

The 8088 and 8086 Microprocessors,Triebel and Singh

### 5.1 Data Transfer Instructions- Move Instruction



### 5.1 Data Transfer Instructions- Move Instruction


(d)

### 5.1 Data Transfer Instructions- Move Instruction

- Debug execution example

MOV CX,[20]
DS = 1A00
(DS:20) = AA55H
(1A00:20) $\rightarrow$ (CX)

1. Where is the source operand located?
2. What is the addressing mode of the source operand?

C: \DOS $>$ DEBUG
-

| $\mathrm{AX}=0000$ | $\mathrm{BX}=0000$ | $\mathrm{CX}=0000$ | $\mathrm{DX}=0000$ | $\mathrm{SP}=\mathrm{FFEE}$ | $\mathrm{BP}=0000$ | $\mathrm{SI}=0000$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{DS}=1342$ | $\mathrm{ES}=1342$ | $\mathrm{SS}=1342$ | $\mathrm{CS}=1342$ | $\mathrm{IP}=0100$ | NV UP EI $=0000$ |  |
| NL NZ NA PO NC |  |  |  |  |  |  |

1342:0100 0F DB OF
-A
1342:0100 MOV CX, [20]
1342:0104
-R DS
DS 1342
: 1A00

- $2055 \mathrm{AA} \longleftarrow$ How could you verify loading of this data?
-T



### 5.1 Data Transfer Instructions- Move Instruction

- Example—Initialization of internal registers with immediate data and address information

| MOV AX, 2000 H | ; init_seg_reg |
| :--- | :--- |
| MOV DS, AX |  |
| MOV ES, AX |  |
| MOV AX,3000H |  |
| MOV SS,AX |  |
| MOV AX,0H |  |
| MOV BX,AX | ;init_data_reg |
| MOV CX,OAH |  |
| MOV DX,100H |  |
| MOV SI,200H |  |
| MOV DI,300H init_index_reg |  |

1. What addressing modes are in use in this program?

- DS, ES, and SS registers initialized from immediate data via AX

$$
\text { IMM16 } \rightarrow \text { (AX) }
$$

$$
(A X) \rightarrow(D S) \&(E S)=2000 H
$$

$$
\text { IMM16 } \rightarrow \text { (AX) }
$$

$$
(\mathrm{AX}) \rightarrow(\mathrm{SS})=3000 \mathrm{H}
$$

- Data registers initialized IMM16 $\rightarrow(A X)=0000 \mathrm{H}$ $(A X) \rightarrow(B X)=0000 H$ IMM16 $\rightarrow(C X)=000$ AH and $(D X)=$ 0100H
- Index register initialized from immediate operations
$I M M 16 \rightarrow(S I)=0200 H$ and $(D I)=0300 H$


### 5.1 Data Transfer Instructions- Exchange Instruction

- Exchange instruction

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| XCHG | Exchange | XCHG D,S | $(D) \leftrightarrow(S)$ | None |

(a)

| Destination | Source |
| :--- | :--- |
| Accumulator | Reg16 |
| Memory | Registei |
| Register | Register |
| Register | Memory |

(b)

1. Why do you think this is known as a
"complex instruction?"
2. How else could this operation be performed?
3. What is the benefit of using XCHG?

- Used to exchange the data between two data registers or a data register and memory
- General format:


## XCHG D,S

- Operation: Swaps the content of the source and destination
- Both source and destination change
$(S) \rightarrow(D)$
(D) $\rightarrow$ (S)
- Flags unaffected
- Special accumulator destination version executes faster
- Examples:


## XCHG AX,DX

(Original value in $A X) \rightarrow(D X)$
(Original value in $D X) \rightarrow(A X)$

### 5.1 Data Transfer Instructions- Exchange Instruction


(c)

- Example

XCHG [SUM],BX
Source $=B X \rightarrow$ word data
Destination = memory offset

$$
\text { SUM } \rightarrow \text { word data }
$$

Operation: (SUM) $\rightarrow$ (BX)
$(B X) \rightarrow$ (SUM)
What is the general logical address of the destination operand?

- State before fetch and execution
CS:IP = 1100:0101 = 11101H

Move instruction code $=871 \mathrm{E} 3412 \mathrm{H}$
$(01104 \mathrm{H}, 01103 \mathrm{H})=1234 \mathrm{H}=$ SUM
$(D S)=1200 \mathrm{H}$
(BX) $=11 \mathrm{AA}$
$(D S: S U M)=(1200: 1234)=00 F F H$
What is this type data organization

### 5.1 Data Transfer Instructions- Exchange Instruction



### 5.1 Data Transfer Instructions- Exchange Instruction

## Debug execution of example

```
C:\DOS>DEBUG
C:
AX=0000 BX=0000 CX=0000 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000
DS=1342 ES=1342 SS=1342 CS=1342 IP=0100 NV UP EI PL NZ NA PO NC
1342:0100 OF
-A 1100:101
1100:0101 XCHG [1234],BX
1100:0105
-R BX
BX 0000
: 11AA
-R DS
DS 1342
:1200
-R CS
CS 1342
:1100
-R IP
IP 0100
:101
-R
AX=0000 BX=11AA CX=0000 DX=0000 SP=FFEE BP=0000 SI=0000 DI=0000
DS=1200 ES=1342 SS=1342 CS=1100 IP=0101 NV UP EI PI NZ NA PO NC
```



```
-E 1234 FF OO,Write a dump command?
-U 101 104 871F3412 XCHG BX,[1234]
110
\begin{tabular}{llllllll}
\(A X=0000\) & \(B X=00 F F\) & \(C X=0000\) & \(D X=0000\) & \(S P=F F E E\) & \(B P=0000 \quad S I=0000\) & \(D I=0000\) \\
\(D S=1200\) & \(E S=1342\) & \(S S=1342\) & \(C S=1100\) & \(I P=0105\) & NV UP EI PL NZ NA PO NC
\end{tabular}
```



```
-D 1234 1235
1200:1230
-Q
C:\DOS>
```


### 5.1 Data Transfer Instructions- Translate Instruction

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :---: | :---: | :---: | :---: |
| XLAT | Translate | XLAT | $((A L)+(B X)+(D S) 0) \rightarrow(A L)$ | None |

- Translate instruction
- Used to look up a byte-wide value in a table in memory and copy that value in the AL register
- General format:

XLAT

- Operation: Copies the content of the element pointed to in the source table in memory to the AL register

$$
((\mathrm{AL})+(\mathrm{BX})+(\mathrm{DS}) 0) \rightarrow(\mathrm{AL})
$$

Where:
(DS)0 = Points to the active data segment
(BX) = Offset to the first element in the table
$(A L)=$ Displacement to the element of the table that is to be accessed*
*8-bit value limits table size to 256 elements

### 5.1 Data Transfer Instructions- Translate Instruction



- Application: ASCII to EBCDIC Translation
- Fixed EBCDIC table coded into memory starting at offset in BX
- Individual EBCDIC codes placed in table at displacement (AL) equal to the value of their equivalent ASCII character
- $A=41 \mathrm{H}$ in ASCII, $A=C 1 H$ in EBCDIC
- Place the value C 1 H in memory at address (A1H+(BX) +(DS)0), etc.
- Example

$$
\begin{aligned}
& \text { XLAT } \\
& (D S)=0300 \mathrm{H} \\
& (B X)=0100 \mathrm{H} \\
& (\mathrm{AL})=3 \mathrm{FH} \rightarrow 6 \mathrm{FH}=? \text { (Question } \\
& \text { mark) }
\end{aligned}
$$

### 5.1 Data Transfer Instructions- Load Effective Address and Load Full Pointer Instructions

- Load effective address instruction
- Used to load an address pointer offset from memory into a register
- General format:

LEA Reg16,EA

| Mnemonic | Meaning | Format | Operation | Flags affected |
| :---: | :--- | :--- | :--- | :---: |
| LEA | Load effective address | LEA Reg16,EA | EA $\rightarrow($ Reg16 $)$ | None |
| LDS | Load register and DS | LDS Reg16,Mem32 | (Mem32) $\rightarrow($ Reg16 $)$ <br> (Mem32+2) $\rightarrow(D S)$ | None |
| LES | Load register and ES | LES Reg16,Mem32 | (Mem32) $\rightarrow($ Reg16 $)$ <br> (Mem32+2) $\rightarrow($ (ES $)$ | None |

(a)

- Operation:

$$
(E A) \rightarrow(R e g 16)
$$

- Source unaffected:
- Flags unaffected
- Load full pointer
- Used to load a full address pointer from memory into a segment register and a register
- Segment base address
- Offset
- General format and operation for LDS
LDS Reg16,EA

$$
\begin{aligned}
& (E A) \rightarrow(\text { Reg16 }) \\
& (E A+2) \rightarrow(D S)
\end{aligned}
$$

### 5.1 Data Transfer Instructions- Load Effective Address and Load Full Pointer Instructions

Example

| Memory <br> content <br> $c 5$ <br> c5 | Instruction | Los SI, (200H] |
| :---: | :---: | :---: |$\quad$ LDS SI,[200H]

Source = pointer to DS:200H $\rightarrow 32$ bits
Destination = SI $\rightarrow$ word pointer offset DS $\rightarrow$ word pointer SBA
Operation: (DS:200H) $\rightarrow$ (SI) (DS:202H) $\rightarrow$ (DS)
D State before fetch and execution CS:IP = 1100:0100 = 11100H LDS instruction code $=\mathbf{C} 5360002 \mathrm{H}$ $(11102 \mathrm{H}, 11103 \mathrm{H})=(\mathrm{EA})=0200 \mathrm{H}$ (DS) $=1200 \mathrm{H}$
(SI) $=$ XXXX $\rightarrow$ don't care state (DS:EA) $=12200 \mathrm{H}=0020 \mathrm{H}=$ Offset
$(D S: E A+2)=12202 \mathrm{H}=1300 \mathrm{H}=\mathrm{SBA}$

### 5.1 Data Transfer Instructions- Load Effective Address and Load Full Pointer Instructions



- Example (continued)
- State after execution

$$
\left.\begin{array}{l}
\text { CS:IP =1100:0104 }=11104 \mathrm{H} \\
01004 \mathrm{H} \rightarrow \text { points to next sequential } \\
\text { instruction }
\end{array}\right\} \begin{aligned}
(\mathrm{DS})=1300 \mathrm{H} \rightarrow & \text { defines a new data } \\
& \text { segment }
\end{aligned}
$$

### 5.2 Data Transfer Instructions- Load Effective Address and Load Full Pointer Instructions

| DATA_SEG_ADDR:0000H |  | Memory |
| :---: | :---: | :---: |
|  |  |  |
| Initialization table |  |  |
|  | [DATA_SEG_ADDR:INIT_TABLE |  |
|  | DATA_SEG_ADDR:INIT_TABLE+02H |  |
|  |  |  |
|  | DATA_SEG_ADDR:INIT_TABLE+06H |  |
|  | DATA_SEG_ADDR:INIT_TABLE+08H |  |
|  | DATA_SEG_ADDR:INIT_TABLE+OAH |  |
|  | dAta_SEG_ADDR:INIT_TABLE+OCH |  |
|  | DATA_SEG_ADDR:INIT_TABLE+OCH |  |
|  | DATA_SEG_ADDR:INIT_TABLE +0 OH |  |

MOV AX, DATA_SEG_ADDR
MOV DS,AX
MOV SI,[INIT_TABLE]
LES DI,[INIT_TABLE+02H]
MOV AX,[INIT_TABLE+06H]
MOV SS,AX
MOV AX,[INIT_TABLE+08H]
MOV BX,[INIT_TABLE+0AH]
MOV CX,[INIT_TABLE+0CH]
MOV DX,[INIT_TABLE+0EH]

Example—Initialization of internal registers from memory with data and address information

- DS loaded via AX with immediate value using move instructions

```
DATA_SEG_ADDR }->\mathrm{ (AX) }->\mathrm{ (DS)
```

- Index register SI loaded with move from table (INIT_TABLE,INIT_TABLE+1) $\rightarrow$ SI
- DI and ES are loaded with load full pointer instruction
(INIT_TABLE+2,INIT_TABLE+3) $\rightarrow$ DI (INIT_TABLE+4,INIT_TABLE+5) $\rightarrow$ ES
- SS loaded from table via $A X$ using move instructions
(INIT_TABLE+6,INIT_TABLE+7) $\rightarrow$ AX $\rightarrow$ (SS)


Data registers loaded from table with move instructions
(INIT_TABLE+8,INIT_TABLE+9) $\rightarrow$ AX
(INIT_TABLE+A,INIT_TABLE+B) $\rightarrow$ BX
(INIT_TABLE+C,INIT_TABLE+D) $\rightarrow$ CX
(INIT_TABLE+E,INIT_TABLE+F) $\rightarrow$ DX
The 8088 and 8086 Microprocessors, Triebel and Singh

### 5.2 Arithmetic Instructions- Addition Instructions

- Variety of arithmetic instruction provided to support integer addition-core instructions are
- ADD $\rightarrow$ Addition
- ADC $\rightarrow$ Add with carry
- INC $\rightarrow$ Increment
- Addition Instruction-ADD
- ADD format and operation:

ADD D,S
$(S)+(D) \rightarrow(D)$

- Add values in two registers ADD AX,BX

$$
(A X)+(B X) \rightarrow(A X)
$$

- Add a value in memory and a value in a register
ADD [DI],AX
(DS:DI) + (AX) $\rightarrow$ (DS:DI)
- Add an immediate operand to a value in a register or memory
ADD AX,100H
$(A X)+$ IMM16 $\rightarrow$ (AX)
- Flags updated based on result
- CF, OF, SF, ZF, AF, PF


### 5.2 Arithmetic Instructions- Addition Instructions



- Example
(a)


### 5.2 Arithmetic Instructions- Addition Instructions

- Example (continued)
- State after execution


CS:IP = 1100:0102 = 11102 H
$11102 \mathrm{H} \rightarrow$ points to next sequential instruction

- Operation performed

$$
(\mathrm{AX})+(\mathrm{BX}) \rightarrow(\mathrm{AX})
$$

$(1100 \mathrm{H})+(0 \mathrm{ABCH}) \rightarrow 1 \mathrm{BBCH}$
$(A X)=1 \mathrm{BBCH}$

$$
=0001101110111100_{2}
$$

( BX ) = unchanged

- Impact on flags
- CF = 0 (no carry resulted)
- ZF = 0 (not zero)
- $\mathrm{SF}=0$ (positive)
- $\mathrm{PF}=0$ (odd parity)—parity flag is only based on the bits of the least significant byte


### 5.2 Arithmetic Instructions- Addition Instructions

- Add with carry instruction-ADC
- ADC format and operation:

| Mnemonic | Meaning | Format | Operation | Flags Affected |
| :---: | :---: | :---: | :---: | :---: |
| ADD | Addition | ADD D, S | $\begin{aligned} & \text { (S) }+(\mathrm{D}) \rightarrow(\mathrm{D}) \\ & \text { Carry } \rightarrow(\mathrm{CF}) \end{aligned}$ | OF, SF, ZF, AF, PF, CF |
| ADC | Add with carry | ADC D, S | $\begin{aligned} & (\mathrm{S})+(\mathrm{D})+(\mathrm{CF}) \rightarrow(\mathrm{D}) \\ & \text { Carry } \rightarrow(\mathrm{CF}) \end{aligned}$ | OF, SF, ZF, AF, PF, CF |
| INC | Increment by 1 | INC D | (D) $+1 \rightarrow$ (D) | OF, SF, ZF, AF, PF |
| AAA | ASCII adjust for addition | AAA |  | AF, CF <br> $\mathrm{OF}, \mathrm{SF}, \mathrm{ZF}, \mathrm{PF}$ undefined |
| DAA | Decimal adjust for addition | DAA |  | SF, ZF, AF, PF, CF, OF, undefined |

(a)

| Destination | Source |
| :--- | :--- |
| Register | Register |
| Register | Memory |
| Memory | Register |
| Register | Immediate |
| Memory | Immediate |
| Accumulator | Immediate |
| (b) |  |



ADC D,S
(S) +(D) + (CF) $\rightarrow$ (D)

- Full-add operation
- Used for extended addition
- Add two registers with carry ADC AX,BX $(A X)+(B X)+(C F) \rightarrow(A X)$
- Add register and memory with carry

ADC [DI],AX
(DS:DI) + (AX)+ (CF) $\rightarrow$ (DS:DI)

- Add immediate operand to a value in a register or memory
ADC AX,100H

$$
(A X)+\text { IMM16 + (CF) } \rightarrow(A X)
$$

- Same flags updated as ADD
- Increment instruction-INC
- INC format and operation

INC D
(D) $+1 \rightarrow$ (D)

- Used to increment pointers (addresses)


### 5.2 Arithmetic Instructions- Addition Instructions

- Example—Arithmetic computations
- Initial state:

$$
\begin{aligned}
& (A X)=1234 H \\
& (B L)=A B H \\
& (S U M)=00 C D H \\
& (C F)=0
\end{aligned}
$$

| Instruction | (AX) | (BL) | (SUM) | (CF) |
| :--- | :---: | :--- | :---: | :---: |
| Initial state | 1234 | AB | $00 C D$ | 0 |
| ADD AX, [SUM] | 1301 | AB | 00 CD | 0 |
| ADC BL, 05H | 1301 | B0 | 00 CD | 0 |
| INC WORD PTR [SUM] | 1301 | B0 | 00 CE | 0 |

1. Does the column (SUM) stand for a value in a register code memory, or a storage location in memory?
2. Why is the operand of the INC instruction preceded by WORD PTR?

- Operation of first instruction

$$
\begin{aligned}
& (D S: S U M)+(A X) \rightarrow(A X) \\
& 00 C D H+1234 H=1301 H \\
& (A X)=1301 \mathrm{H} \\
& (C F)=\text { unchanged }
\end{aligned}
$$

- Operation of second instruction

$$
\begin{aligned}
& (B L)+I M M 8+(C F) \rightarrow B L \\
& A B H+05 H+0=B O H \\
& (B L)=B 0 H \\
& (C F)=\text { unchanged }
\end{aligned}
$$

- Operation of third instruction

$$
\text { (DS:SUM) + } 1 \text { - (DS:SUM) }
$$

$$
\text { 00CDH + } 1 \text { = 00CEH }
$$

$$
(S U M)=00 C E H
$$

$$
(C F)=\text { unchanged }
$$

### 5.2 Arithmetic Instructions- Addition Instructions

## Example-Execution of the arithmetic computation sequence



C: \DOS>

### 5.2 Arithmetic Instructions- Subtraction Instructions

- Variety of arithmetic instruction provided to support integer subtraction-core instructions are
- SUB $\rightarrow$ Subtract
- SBB $\rightarrow$ Subtract with borrow
- DEC $\rightarrow$ Decrement
- NEG $\rightarrow$ Negative
- Subtract Instruction-SUB
- SUB format and operation:
SUB D,S
(D) - (S) $\rightarrow$ (D)
- Subtract values in two registers SUB AX,BX

$$
(A X)-(B X) \rightarrow(A X)
$$

- Subtract a value in memory and a value in a register
SUB [DI],AX (DS:DI) - (AX) $\rightarrow$ (DS:DI)
- Subtract an immediate operand from a value in a register or memory SUB AX,100H $(A X)$ - IMM16 $\rightarrow$ (AX)
- Flags updated based on result


### 5.2 Arithmetic Instructions- Subtraction Instructions

Subtract with borrow instruction-SBB

- SBB format and operation:


## SBB D,S

(D) $-(\mathrm{S})-(\mathrm{CF}) \rightarrow(\mathrm{D})$

- Used for extended subtractions
- Subtracts two registers and carry (borrow)
SBB AX,BX
- Example:

SBB BX,CX
$(B X)=1234 \mathrm{H}$
$(C X)=0123 H$
$(C F)=0$
(BX) - (CX) $-(C F) \rightarrow(B X)$
1234H $-0123 \mathrm{H}-0 \mathrm{H}=1111 \mathrm{H}$
$(B X)=1111 H$

- What about CF?



## C: \DOS>DEBUG

## -R BX

BX 0000
:3A
-A $1342: 0100$ NEG BX
1342:0102
-R BX
BX 003A
-U. 100101
1342:0100 F7DB
-T

| $\mathrm{AX}=0000 \quad \mathrm{BX}=\mathrm{FFC} 6$ | $\mathrm{CX}=0000$ | DX=0000 | SP=FFEE | $\mathrm{BP}=0000$ | $S I=0000$ | $D I=0000$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DS $=1342 \quad \mathrm{ES}=1342$ | SS=1342 | CS $=1342$ | IP $=0102$ | NV UP | I NG NZ | C PE CY |
| 1342:0102 B98AFF | M |  | F8A |  |  |  | 1342:0102 B98AFF

$C: \ D O S>$

### 5.2 Arithmetic Instructions- Subtraction Instructions

- Negate instruction-NEG
- NEG format and operation NEG D
(0) - (D) $\rightarrow$ (D)
$(1) \rightarrow$ (CF)
- Example:

NEG BX
(BX) $=003 \mathrm{AH}$
(0) - (BX) $\rightarrow$ (BX)

0000H - 003AH=
0000H + FFC6H (2's complement) = FFC6H
(BX) =FFC6H; CF =1

- Decrement instruction-DEC
- DEC format and operation

DEC D
(D) - $1 \rightarrow$ (D)

- Used to decrement pointer—addresses
- Example

DEC SI
(SI) $=0 \mathrm{FFFH}$
(SI) - $1 \rightarrow$ SI
OFFFH - 1 = OFFEH


### 5.2 Arithmetic Instructions- Multiplication Instructions

| Mnemonic | Meaning | Format | Operation | Flags Affected |
| :---: | :---: | :---: | :---: | :---: |
| MUL | Multiply (unsigned) | MULS | $\begin{aligned} & (A L) \cdot(S B) \rightarrow(A X) \\ & (A X) \cdot(S 16) \rightarrow(D X),(A X) \end{aligned}$ | OF CF <br> SF, ZF, AF, PF undefined |
| DIV | Division (unsigned) | DIV S | (1) $\mathrm{Q}((\mathrm{AX}) /(\mathrm{S} 8)) \rightarrow(\mathrm{AL})$ $\mathrm{R}((\mathrm{AX}) /(\mathrm{S} 8)) \rightarrow(\mathrm{AH})$ <br> (2) $\mathrm{Q}((\mathrm{DX}, \mathrm{AX}) /(\mathrm{S} 16)) \rightarrow(\mathrm{AX})$ $\mathrm{R}((\mathrm{DX}, \mathrm{AX}) /(\mathrm{S} 16)) \rightarrow(\mathrm{DX})$ If Q is $\mathrm{FF}_{16}$ in case (1) or FFFF $_{18}$ in case (2), then type 0 interrupt occurs | OF, SF, ZF, AF, PF, CF undefined |
| IMUL | Integer multiply (signed) | IMUL S | $\begin{aligned} & (\mathrm{AL}) \cdot(\mathrm{S} 8) \rightarrow(\mathrm{AX}) \\ & (\mathrm{AX}) \cdot(\mathrm{S} 16) \rightarrow(\mathrm{DX}),(\mathrm{AX}) \end{aligned}$ | OF, CF <br> SF, ZF, AF, PF undefined |
| IDIV | Integer divide (signed) | IDIV S | (1) $\mathrm{Q}((\mathrm{AX}) /(\mathrm{SB})) \rightarrow(\mathrm{AL})$ $\mathrm{R}((\mathrm{AX}) /(\mathrm{S} 8)) \rightarrow(\mathrm{AH})$ <br> (2) $Q((D X, A X) /(S 16)) \rightarrow(A X)$ $\mathrm{R}((\mathrm{DX}, \mathrm{AX}) /(\mathrm{S} 16)) \rightarrow(\mathrm{DX})$ If $Q$ is positive and exceeds 7FFF ${ }_{16}$ or if $Q$ is negative and becomes less than $8001_{16}$, then type 0 interupt occurs | OF, SF, ZF, AF, PF, CF undefined |
| AAM | Adjust AL for | AAM | $Q($ (AL)/10) $\rightarrow$ (AH) | SF, ZF, PF |
|  | multiplication |  | $\mathrm{R}(\mathrm{AL}) / 10 \mathrm{O}) \rightarrow(\mathrm{AL})$ | OF, AF,CF undefined |
| AAD | Adjust AX for division | AAD | $\begin{aligned} & \text { (AH) } 10+(\mathrm{AL}) \rightarrow(\mathrm{AL}) \\ & 00 \rightarrow(\mathrm{AH}) \end{aligned}$ | SF, ZF, PF <br> OF, AF, CF undefined |
| CBW | Convert byte to word | CBW | (MSB of AL) $\rightarrow$ (All bits of AH) | None |
| CWD | Convert word to double word | cWD | $($ MSB of $A X) \rightarrow$ (All bits of $D X)$ | None |

- Integer multiply instructions-MUL and IMUL
- Multiply two unsigned or signed byte or word operands
- General format and operation

MUL S = Unsigned integer multiply
IMUL S = Signed integer multiply
$(A L) X(S 8) \rightarrow(A X) 8$-bit product gives 16 bit result $(A X) X(S 16) \rightarrow(D X),(A X)$ 16bit product gives 32 bit result

- Source operand (S) can be an 8-bit or 16-bit value in a register or memory
- AX assumed to be destination for 16 bit result
- DX,AX assumed destination for 32 bit result
- Only CF and OF flags updated; other undefined


### 5.2 Arithmetic Instructions- Multiplication Instructions

$C: \backslash D O S>$ DEBUG
-R AX
AX 0000
: FF
$-\mathrm{R} C X$
$\begin{array}{ll}\text { CX } & 0000\end{array}$
CX
: FE
-
1342:0100 MUL CL
1342:0102
-R AX
AX OOFF
-R CX
$\begin{array}{ll}\text {-R CX } \\ \text { CX } & \text { OOFE }\end{array}$
:
-U 1342:0100 F6EI MUL CL
1342:0100 F6EI
$\mathrm{AX}=\mathrm{FD} 02$ 2 $\mathrm{BX}=0000 \quad \mathrm{CX}=00 \mathrm{FE} \quad \mathrm{DX}=0000 \quad \mathrm{SP}=\mathrm{FFEE} \quad \mathrm{BP}=0000 \quad \mathrm{SI}=0000 \quad \mathrm{DIm}=0000$ $D S=1342$ ES=1342 $S S=1342 \quad C S=1342 \quad I P=0102$ OV UP EI NG NZ AC PE CY 1342:0102 B98AFF
-Q
C: \DOS $>$

- Example:

MUL CL
$(A L)=-1_{10}$
$(C L)=-2_{10}$
Expressing in 2's complement
$(A L)=-1={11111111_{2}=}=$ FFH
$(C L)=-2=11111110_{2}=$ FEH
Operation:
$(A L) X(C L) \rightarrow(A X)$
${11111111_{2}} \times 11111110_{2}=1111110100000010$

[^0]
### 5.2 Arithmetic Instructions- Division Instructions

| Mnemonic | Meaning | Format | Operation | Flags Affected |
| :---: | :---: | :---: | :---: | :---: |
| MUL | Multiply (unsigned) | MUL S | $\begin{aligned} & (A L) \cdot(S 8) \rightarrow(A X) \\ & (A X) \cdot(S 16) \rightarrow(D X),(A X) \end{aligned}$ | OF, CF <br> $S F, Z F, A F, P F$ undefined |
| DIV | Division (unsigned) | DIV S | (1) $\mathrm{Q}((\mathrm{AX}) /(\mathrm{S} 8)) \rightarrow(\mathrm{AL})$ $R((A X) /(S 8)) \rightarrow(A H)$ <br> (2) $\mathrm{Q}((\mathrm{DX}, \mathrm{AX}) /(\mathrm{S} 16)) \rightarrow(\mathrm{AX})$ $\mathrm{R}((\mathrm{DX}, \mathrm{AX}) /(\mathrm{S} 16)) \rightarrow(\mathrm{DX})$ If $Q$ is $F F_{16}$ in case (1) or FFFF $_{16}$ in case (2), then type 0 interrupt occurs | OF, SF, ZF, AF, PF, CF undefined |
| IMUL | Integer multiply (signed) | IMUL S | $\begin{aligned} & (A L) \cdot(S 8) \rightarrow(A X) \\ & (A X) \cdot(S 16) \rightarrow(D X),(A X) \end{aligned}$ | OF, CF <br> SF, ZF, AF, PF undefined |
| IDIV | Integer divide (signed) | IDIV S | (1) $\mathrm{Q}((\mathrm{AX}) /(\mathrm{SB})) \rightarrow(\mathrm{AL})$ $\mathbf{R}((A X) /(S 8)) \rightarrow(A H)$ <br> (2) $\mathrm{Q}((\mathrm{DX}, \mathrm{AX}) /(\mathrm{S} 16)) \rightarrow(\mathrm{AX})$ $R((D X, A X) /(S 16)) \rightarrow(D X)$ If $Q$ is positive and exceeds 7FFF ${ }_{16}$ or if $Q$ is negative and becomes less than $8001_{16}$, then type 0 interupt occurs | OF, SF, ZF, AF, PF, CF undefined |
| AAM | Adjust AL for | AAM | $Q((\mathrm{AL}) / 10) \rightarrow(\mathrm{AH})$ | SF, ZF, PF |
|  | multiplication |  | $\mathrm{R}((\mathrm{AL}) / 10) \rightarrow(\mathrm{AL})$ | OF, AF,CF undefined |
| AAD | Adjust AX for division | AAD | $\begin{aligned} & (\mathrm{AH}) \cdot 10+(\mathrm{AL}) \rightarrow(\mathrm{AL}) \\ & 00 \rightarrow(\mathrm{AH}) \end{aligned}$ | SF, ZF, PF <br> OF, AF, CF undefined |
| CBW | Convert byte to word | CBW | $($ MSB of AL) $\rightarrow$ (All bits of AH) | None |
| CWD | Convert word to double word | CWD | $($ MSB of $A X) \rightarrow($ All bits of DX) | None |

(a)

(b)

Integer divide instructions-DIV and IDIV

- Divide unsigned- DIV S
- Operations:
$(\mathrm{AX}) /(\mathrm{S} 8) \rightarrow(\mathrm{AL})=$ quotient
(AH) = remainder
- 16 bit dividend in AX divided by 8-bit divisor in a register or memory,
- Quotient of result produced in AL
- Remainder of result produced in AH
$(D X, A X) /(S 16) \rightarrow(A X)=$ quotient
(DX) = remainder
- 32 bit dividend in DX,AX divided by 16-bit divisor in a register or memory
- Quotient of result produced in AX
- Remainder of result produced in DX
- Divide error (Type 0) interrupt may s, occulubel and Singh


### 5.2 Arithmetic Instructions- Convert Instructions

C:\DOS>DEBUG A:EX520.EXE

| 0D03:0000 1E |  |  | PUSH DS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0D03:0001 B80000 | MOV AX,0000 |  |  |  |  |
| 0D03:0004 50 | PUSH AX |  |  |  |  |
| 0D03:0005 30A1 | MOV AL, A1 |  |  |  |  |
| OD03:0007 98 | CBW |  |  |  |  |
| 0D03:0008 99 | CWD |  |  |  |  |
| 0D03:0009 CB | RETF |  |  |  |  |
| -G 5 |  |  |  |  |  |
| $\mathrm{AX}=0000 \quad \mathrm{BX}=0000$ | CX=0000 | DX=0000 | SP=003C | $\mathrm{BP}=0000$ | SI $=0000$ DI $=0000$ |
| DS $=0$ CF 3 ES $=0$ CF3 | SS $=0$ D04 | CS $=0003$ | IP $=0005$ | NV UP EI | I PL NZ NA PO NC |
| 0D03:0005 B0A1 | MOV AL, |  |  |  |  |
| -T |  |  |  |  |  |
| AX=00A1 $\quad \mathrm{BX}=0000$ |  |  | $\mathrm{cx}=0000$ | DX=0000 | SP=003C | $\mathrm{BP}=0000$ | SI $=0000 \mathrm{DI}=0000$ |
| DS=0CF3 ES $=0$ CF3 | SS=0D04 | CS=0D03 | IP=0007 | NV UP EI | I PL NZ NA PO NC |
| 0D03:0007 98 |  |  |  |  |  |
| -T |  |  |  |  |  |
| AX=FFA $1 \quad \mathrm{BX}=0000$ | CX=0000 | DX=0000 | SP=003C | $\mathrm{BP}=0000$ | SI $=0000 \mathrm{DI}=0000$ |
| DS $=0$ CF 3 ES $=00 \mathrm{CF} 3$ | SS=0D04 | CS=003 | $I P=0008$ | NV UP EI | I PL NZ NA PO NC |
| 0D03:0008 99 |  |  |  |  |  |
| -T |  |  |  |  |  |
| AX=FFA1 $\quad \mathrm{BX}=0000$ | $\mathrm{CX}=0000$ | DX=FPFF | $\mathrm{SP}=003 \mathrm{C}$ | $\mathrm{BP}=0000$ | SI $=0000$ DI $=0000$ |
| DS $=0$ CF $3 \quad$ ES $=0 \mathrm{CF} 3$ | SS=0D04 | CS=0D03 | IP=0009 | NV UP EI | I PL NZ NA PO NC |
| 0D03:0009 CB |  |  |  |  |  |
| -G |  |  |  |  |  |
| Program terminated normally |  |  |  |  |  |
| $-Q$ |  |  |  |  |  |

- Convert instructions
- Used to sign extension signed numbers for division
- Operations
- CBW = convert byte to word
$($ MSB of AL) $\rightarrow$ (all bits of AH)
- $C W D=$ convert word to double word $(M S B$ of $A X) \rightarrow$ (all bits of DX)
- Application:
- To divide two signed 8-bit numbers, the value of the dividend must be sign extended in AX
- Load into AL
- Use CBW to sign extend to 16 bits
- Example

A1H $\rightarrow$ AL
CBW sign extends to give
FFA1H $\rightarrow$ AX
CWD sign extends to give
FFFFH $\rightarrow$ DX

### 5.3 Logic Instructions- Available Instructions and their Operation <br> Variety of logic instructions provided to support logical computations

- AND $\rightarrow$ Logical AND
- OR $\rightarrow$ Logical inclusive-OR
- XOR $\rightarrow$ Logical exclusive-OR
- NOT $\rightarrow$ Logical NOT

| Mnemonic | Meaning | Format | Operation | Flags Affected |
| :--- | :--- | :--- | :--- | :--- |
| AND | Logical AND | AND D,S | $(S) \cdot(D) \rightarrow(D)$ | OF, SF, ZF, PF, CF |
| OR | Logical Inclusive-OR | OR D,S | $(S)+(D) \rightarrow(D)$ | AF undefined |
| XOR SF ZF, PF, CF |  |  |  |  |
| NOT | Logical Exclusive-OR | XOR D,S | $(S) \oplus(D) \rightarrow(D)$ | AF undefined |
| Logical NOT | NOT D | $(\bar{D}) \rightarrow(D)$ | AF undefined |  |
|  |  |  | None |  |

(a)

| Destination | Source |
| :--- | :--- |
| Register | Register |
| Register | Memory |
| Memory | Register |
| Register | Immediate |
| Memory | Immediate |
| Accumulator | Immediate |

(b)

| Destination |
| :---: |
| Register |
| Memory |

(c)

- Logical AND Instruction-AND
- AND format and operation: AND D,S
(S) AND (D) $\rightarrow$ (D)
- Logical AND of values in two registers

$$
\begin{aligned}
& \text { AND AX,BX } \\
& (A X) \text { AND }(B X) \rightarrow(A X)
\end{aligned}
$$

- Logical AND of a value in memory and a value in a register

```
AND [DI],AX
(DS:DI) AND (AX) > (DS:DI)
```

- Logical AND of an immediate operand with a value in a register or memory

$$
\begin{aligned}
& \text { AND AX,100H } \\
& (A X) \text { AND IMM16 } \rightarrow \text { (AX) }
\end{aligned}
$$

- Flags updated based on result
- CF, OF, SF, ZF, PF
- AF undefined

4. Describe the NOT operations.

### 5.3 Logic Instructions- Example

| Instruction | (AL) |
| :--- | :---: |
| MOV AL,01010101B | 01010101 |
| AND AL,00011111B | 00010101 |
| OR AL, $11000000 B$ | 11010101 |
| XOR AL,000011118 | 11011010 |
| NOTAL | 00100101 |



### 5.3 Logic Instructions- Mask Application

Application- Masking bits with the logic instructions

- Mask-to clear a bit or bits of a byte or word to 0
- AND operation can be used to perform the mask operation
- 1 AND $0 \rightarrow 0 ; 0$ and $0 \rightarrow 0$
- A bit or bits are masked by ANDing with 0
- 1 AND $1 \rightarrow 1$; 0 AND $1 \rightarrow 0$
- ANDing a bit or bits with 1 results in no change
- Example: Masking the upper 12 bits of a value in a register AND AX,000FH
(AX) $=$ FFFF
IMM16 AND (AX) $\rightarrow$ (AX)
000FH AND FFFFH $=0000000000001111_{2}$ AND $111111111111111_{2}$

$$
=0000000000001111_{2}
$$

$$
=000 \mathrm{FH}
$$

1. Write an AND instruction to clear the 5th bit in the AL.


### 5.3 Logic Instructions- Mask Application

- OR operation can be used to set a bit or bits of a byte or word to 1
- X OR $0 \rightarrow \mathrm{X}$; result is unchanged
- X or $1 \rightarrow 1$; result is always 1
- Example: Setting a control flag in a byte memory location to 1 MOV AL,[CONTROL_FLAGS]
OR AL, 10H ; 00010000 sets fifth bit -b4 MOV [CONTROL_FLAGS],AL

General Operation:


1. What is CONTROL_FLAGS?

2, What is it relative to?

### 5.4 Shift Instructions- Available Instructions

- Variety of shift instructions provided
- SAL/SHL $\rightarrow$ Shift arithmetic left/shift logical left
- SHR $\rightarrow$ Shift logical right
- SAR $\rightarrow$ Shift arithmetic right
- Perform a variety of shift left and shift right operations on the bits of a destination data operand
- Basic shift instructions-SAL/SHL, SHR, SAR
- Destination may be in either a register or a storage location in memory
- Shift count may be:

1= one bit shift
CL = 1 to 255 bit shift

- Flags updated based on result
- CF, SF, ZF, PF
- AF undefined
- OF undefined if Count $\neq 1$


### 5.4 Shift Instructions- Operation of the SAL/SHL Instruction

- SAL/SHL instruction operation
- Typical instruction-count of 1

SHL AX,1

- Before execution

$$
\begin{aligned}
\text { Dest }=(A X) & =1234 \mathrm{H} \\
& =0001001000110100_{2}
\end{aligned}
$$

Count $=1$
CF = X

- Operation
- The value in all bits of $A X$ are shifted left one bit position
- Emptied LSB is filled with 0
- Value shifted out of MSB goes to carry flag
- After execution

$$
\begin{aligned}
& \text { Dest }=(A X)=2468 \mathrm{H} \\
&=0010010001101000_{2} \\
& C F=0
\end{aligned}
$$

- Conclusion
- MSB has been isolated in CF and can be acted upon by control flow instructionconditional jump
- Result has been multiplied by 2


### 5.4 Shift Instructions- Operation of the SHR Instruction. <br> SHR instruction operation

- Typical instruction-count in CL

SHR AX,CL

- Before execution

Dest $=(A X)=1234 \mathrm{H}=4660^{10}$ $=0001001000110100_{2}$
Count $=(C L)=02 \mathrm{H}$
$C F=X$

- Operation
- The value in all bits of $A X$ are shifted right two bit positions
- Emptied MSBs are filled with 0s
- Value shifted out of LSB goes to carry flag

Note: processes unsigned data
(b)


- After execution

Dest $=(A X)=048 D H=1165_{10}$

$$
=0000010010001101_{2}
$$

$C F=0$

- Conclusion
- Bit 1 has been isolated in CF and can be acted upon by control flow instruction- conditional jump
- Result has been divided by 4
- $4 \times 1165=4660$


### 5.4 Shift Instructions- Operation of the SAR Instruction <br> SAR instruction operation

- Typical instruction-count in CL

SAR AX,CL

- Before execution-arithmetic implies signed numbers

Dest $=(A X)=091 A H=0000100100011010_{2}=+2330$
Count $=\mathrm{CL}=02 \mathrm{H}$
CF $=\mathbf{X}$

- Operation
- The value in all bits of $A X$ are shifted right two bit positions
- Emptied MSB is filled with the value of the sign bit
- Values shifted out of LSB go to carry flag

After execution
Dest $=(A X)=0246 H=0000001001000110_{2}=+582$
$C F=1$

- Conclusion
- Bit 1 has been isolated in CF and can be acted upon by control flow instruction- conditional jump
- Result has been signed extended
- Result value has been divided by 4 and rounded to integer
- $4 \mathrm{X}+582=+2328$

Note: processed data treated as

### 5.4 Shift Instructions- SAR Instruction Execution

## Debug execution of example

C: \DOS>DEBUG
-A
1342:0100 SAR AX,CL
1342:0102
-R AX
AX 0000
:091A
-R CX
cx 0000
: 2
-R F
NV UP EI PL NZ NA PO NC -
-T

| $A X=0246$ | $B X=0000$ | $C X=0002$ | $D X=0000$ | $S P=F F E E$ | $B P=0000 \quad S I=0000 \quad D I=0000$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $D S=1342$ | $E S=1342$ | $S S=1342$ | $C S=1342$ | $I P=0102$ | NV UP EI PL NZ AC PO CY |

1342:0102 B98AFF MOV CX,FF8A
-Q
c: \DOS>

### 5.4 Shift Instructions- Application

- Application-Isolating a bit of a byte of data in memory in the carry flag
- Example:
- Instruction sequence MOV AL,[CONTROL_FLAGS]
MOV CL, 04H
SHR AL,CL
- Before execution $\left(C O N T R O L \_F L A G S\right)=B 7 B 6 B 5 B 4 B 3 B 2 B 1 B 0$
- After execution

$$
\begin{aligned}
& (A L)=0000 B 7 B 6 B 5 B 4 \\
& (C F)=B 3
\end{aligned}
$$

### 5.5 Rotate Instructions- Available Instructions

- Variety of rotate instructions provided
- ROL $\rightarrow$ Rotate left
- ROR $\rightarrow$ Rotate right
- RCL $\rightarrow$ Rotate left through carry
- RCR $\rightarrow$ Rotate right through carry
- Perform a variety of rotate left and rotate right operations on the bits of a destination data operand
- Overview of function
- Destination may be in either a register or a storage location in memory
- Rotate count may be:

$$
\begin{aligned}
& \text { 1= one bit rotate } \\
& C L=1 \text { to } 255 \text { bit rotate }
\end{aligned}
$$

- Flags updated based on result
- CF
- OF undefined if Count $\neq 1$
- Used to rearrange information


### 5.5 Rotate Instructions- Operation of the ROL Instruction


(a)

- ROL instruction operation
- Typical instruction-count of 1 ROL AX,1
- Before execution

Dest $=(A X)=1234 H$ $=0001001000110100_{2}$
Count $=1$
$C F=0$

- Operation
- The value in all bits of $A X$ are rotated left one bit position
- Value rotated out of the MSB is reloaded at LSB
- Value rotated out of MSB is copied to carry flag
- After execution

Dest $=(A X)=2468 \mathrm{H}$

$$
=0010010001101000_{2}
$$

$C F=0$

### 5.5 Rotate Instructions- Operation of the ROR Instruction

- ROR instruction operation
- Typical instruction-count in CL ROR AX,CL
- Before execution

Dest $=(A X)=1234 H=0001001000110100_{2}$
Count $=04 \mathrm{H}$
$C F=0$

- Operation
- The value in all bits of AX are rotated right four bit positions
- Values rotated out of the LSB are reloaded at MSB
- Values rotated out of MSB copied to carry flag
- After execution

Dest $=(A X)=4123 H=0100000100100011_{2}$ CF $=0$

- Conclusion:
- Note that the position of hex characters in AX have be rearranged


### 5.5 Rotate Instructions- Operation of the RCL Instruction

- RCL instruction operation
- Typical instruction-count in CL RCL BX,CL
- Before execution


Dest $=(B X)=1234 \mathrm{H}=0001001000110100_{2}$
Count $=(C L)=04 \mathrm{H}$
CF $=0$

- Operation
- The value in all bits of $A X$ are rotated left four bit positions
- Emptied MSBs are rotated through the carry bit back into the LSB
- First rotate loads prior value of CF at the LSB
- Last value rotated out of MSB retained in carry flag
- After execution

Dest $=(B X)=2340 \mathrm{H}=0010001101000000_{2}$ $C F=1$

### 5.5 Rotate Instructions- RCR Example

$\mathrm{C}: \backslash \mathrm{DOS}>$ DEBUG
-A
1342:0100 RCR BX,CL
1342:0102
-R BX
BX 0000
1234
$-R C X$
-R CX
Cx 0000
$: 4$
-RV UP EI PL NZ NA PO NC -
-T
$\mathrm{AX}=0000 \quad \mathrm{BX}=8123 \quad \mathrm{CX}=0004 \quad \mathrm{DX}=0000 \quad \mathrm{SP}=\mathrm{FFEE} \quad \mathrm{BP}=0000 \quad \mathrm{SI}=0000 \quad \mathrm{DI}=0000$ DS=1342 ES=1342 SS=1342 CS=1342 IP=0102 OV UP EI PL NZ NA PO NC 1342:0102 B98AFF MOV CX,FF8A
-Q
c: \DOS>

- RCR instruction debug execution example
- Instruction-count in CL

RCR BX,CL

- Before execution

Dest $=(B X)=1234 \mathrm{H}=$ $0001001000110100_{2}$
Count $=04 \mathrm{H}$
$C F=0$

- After execution

Dest $=(B X)=8123 \mathrm{H}=$ $1000000100100011_{2}$ $C F=0$

### 5.5 Rotate Instructions- Application

- Disassembling and adding 2 hex digits $1^{\text {st }}$ Instruction $\rightarrow$ Loads AL with byte containing two hex digits

MOV AL,[HEX_DIGITS]<br>MOV BL,AL<br>MOV CL,04H<br>ROR BL,CL<br>AND AL,OFH<br>AND BL,OFH<br>ADD AL,BL


[^0]:    (AX) = FD02H

