Memory Hierarchy—Ways to Reduce Misses

DAP Spr.'98 ©UCB 1

Review: Who Cares About the Memory Hierarchy?

• Processor Only Thus Far in Course:



 1980: no cache in µproc; 1995 2-level cache on chip (1989 first Intel µproc with a cache on chip)

DAP Spr.'98 ©UCB 2

The Goal: Illusion of large, fast, cheap memory

- Fact: Large memories are slow, fast memories are small
- How do we create a memory that is large, cheap and fast (most of the time)?
- Hierarchy of Levels
 - Uses smaller and faster memory technologies close to the processor
 - Fast access time in highest level of hierarchy
 - Cheap, slow memory furthest from processor
- The aim of memory hierarchy design is to have access time close to the highest level and size equal to the lowest level

Recap: Memory Hierarchy Pyramid



Size of memory at each level

Memory Hierarchy: Terminology

Hit: data appears in level X: <u>Hit Rate</u>: the fraction of memory accesses found in the upper level

Miss: data needs to be retrieved from a block in the lower level (Block Y) Miss Rate = 1 - (Hit Rate)

Hit Time: Time to access the upper level which consists of Time to determine hit/miss + memory access time

Miss Penalty: Time to replace a block in the upper level + Time to deliver the block to the processor

Note: Hit Time << Miss Penalty

Current Memory Hierarchy



Speed(ns): **0.5ns** 2ns 6ns 100ns 10,000,000ns Size (MB): 100-1000 100,000 1-4 0.0005 0.05 Cost (\$/MB): \$30 **\$1** \$0.05 \$100 ---**Disk** Technology: **Regs SRAM SRAM** DRAM

Memory Hierarchy: Why Does it Work? Locality! Probability of reference

Address Space

2^n - 1

• Temporal Locality (Locality in Time):

0

- => Keep most recently accessed data items closer to the processor
- **Spatial Locality (Locality in Space):**



DAP Spr. '98 ©UCB 7

Memory Hierarchy Technology

Random Access:

- "Random" is good: access time is the same for all locations
- DRAM: Dynamic Random Access Memory
 - » High density, low power, cheap, slow
 - » Dynamic: need to be "refreshed" regularly
- SRAM: Static Random Access Memory
 - » Low density, high power, expensive, fast
 - » Static: content will last "forever" (until lose power)
- "Not-so-random" Access Technology:
 - Access time varies from location to location and from time to time
 - Examples: Disk, CDROM
- Sequential Access Technology: access time linear in location (e.g.,Tape)
- We will concentrate on random access technology
 - The Main Memory: DRAMs + Caches: SRAMs

DAP Spr.'98 ©UCB 8

Introduction to Caches

Cache

- is a small very fast memory (SRAM, expensive)
- contains copies of the most recently accessed memory locations (data and instructions): temporal locality
- is fully managed by hardware (unlike virtual memory)
- storage is organized in *blocks* of contiguous memory locations: spatial locality
- unit of transfer to/from main memory (or L2) is the cache block

General structure

- *n blocks* per cache organized in s sets
- b bytes per block
- total cache size n*b bytes

Caches

• For each block:

- an address *tag*: unique identifier
- state bits:
 - » (in)valid
 - » modified
- the data: b bytes
- Basic cache operation
 - every memory access is first presented to the cache
 - hit: the word being accessed is in the cache, it is returned to the cpu
 - miss: the word is not in the cache,
 - » a whole block is fetched from memory (L2)
 - » an "old" block is evicted from the cache (kicked out), which one?
 - » the new block is stored in the cache
 - » the requested word is sent to the cpu

Cache Organization

(1) How do you know if something is in the cache?(2) If it is in the cache, how to find it?

- Answer to (1) and (2) depends on type or organization of the cache
- In a <u>direct mapped cache</u>, each memory address is associated with <u>one</u> possible block within the cache
 - Therefore, we only need to look in a single location in the cache for the data if it exists in the cache



Issues with Direct-Mapped

 If block size > 1, rightmost bits of index are really the <u>offset</u> within the indexed block

tttttttttttt	iiiiiiiii	0000
tag	index	byte
to check	to	offset
if have	select	within
correct block	block	block

64KB Cache with 4-word (16-byte) blocks



DAP Spr. 98 ©UCB 14

Direct-mapped Cache Contd.

- The direct mapped cache is simple to design and its access time is fast (Why?)
- Good for L1 (on-chip cache)
- Problem: Conflict Miss, so low hit ratio
- <u>Conflict Misses</u> are misses caused by accessing different memory locations that are mapped to the same cache index
- In direct mapped cache, <u>no</u> flexibility in where memory block can be placed in cache, contributing to conflict misses

Another Extreme: Fully Associative

- Fully Associative Cache (8 word block)
 - Omit cache index; place item in any block!
 - Compare all Cache Tags in parallel



 By definition: Conflict Misses = 0 for a fully associative cache

DAP Spr.'98 ©UCB 16

Fully Associative Cache

- Must search all tags in cache, as item can be in any cache block
- Search for tag must be done by hardware in parallel (other searches too slow)
- But, the necessary <u>parallel</u> <u>comparator</u> hardware is very expensive
- Therefore, fully associative placement practical only for a very small cache

Compromise: N-way Set Associative Cache

• <u>N-way set associative</u>:

N cache blocks for each Cache Index

- Like having N direct mapped caches operating in parallel
- Select the one that gets a hit
- Example: 2-way set associative cache
 - Cache Index selects a "set" of 2 blocks from the cache
 - The 2 tags in set are compared in parallel
 - Data is selected based on the tag result (which matched the address)

Example: 2-way Set Associative Cache



Set Associative Cache Contd.

- Direct Mapped, Fully Associative can be seen as just variations of Set Associative block placement strategy
- Direct Mapped = 1-way Set Associative Cache
- Fully Associative =

 n-way Set associativity for a cache with exactly n blocks

Addressing the Cache

- Direct mapped cache: one block per set.

Direct mapping	log n	log b
tag	index	offset

– Set-associative mapping: n/s blocks per set.

Set-associative mapp	ing log s	log b
tag	index	offset

- Fully associative mapping: one set per cache (s = n).

Fully associative mapping	log b
tag	offset

Alpha 21264 Cache Organization



Block Replacement Policy

- N-way Set Associative or Fully Associative have choice where to place a block, (which block to replace)
 - Of course, if there is an invalid block, use it
- Whenever get a cache hit, record the cache block that was touched
- When need to evict a cache block, choose one which hasn't been touched recently: "<u>Least Recently Used</u>" (<u>LRU</u>)
 - Past is prologue: history suggests it is <u>least</u> likely of the choices to be used soon
 - Flip side of temporal locality

Review: Four Questions for Memory Hierarchy Designers

- Q1: Where can a block be placed in the upper level? (Block placement)
 - Fully Associative, Set Associative, Direct Mapped
- Q2: How is a block found if it is in the upper level? (Block identification)

– Tag/Block

 Q3: Which block should be replaced on a miss? (Block replacement)

– Random, LRU

 Q4: What happens on a write? (Write strategy)

- Write Back or Write Through (with Write Buffer)