My photo

Sohan Purohit

Doctoral Candidate                    University of Massachusetts, Lowell   (Jan 2008-Present)

M.S Electrical and Computer Engineering University of Rochester, NY ( Sep 06- Dec 07)

_________________________________________________________________________________

Sohan Purohit received his MS degree in Electrical and Computer Engineering at the University of Rochester, NY in 2007 under the supervision of Prof. Martin Margala. He is currently working towards his PhD in Computer Engineering at the University of Massachusetts Lowell, with Prof. Martin Margala. His research involves design of low cost, high throughput adaptable architectures for media processing, with primary emphasis on ensuring maximum resource utilization. He also works on high performance arithmetic data path design for reconfigurable architectures.

________________________________________________________________________________________

Publications:

  • Sohan Purohit, Sai Rahul Chalamalasetti, Martin Margala,1.2V, 1.02GHz 8 Bit SIMD Compatible Highly Parallel Arithmetic Data path for Multi-precision Arithmetic”, to appear in Proceedings of  19th ACM Great Lakes Symposium on VLSI, 2009. (GLSVLSI 2009)
  • Sohan Purohit, Martin Margala,Marco Lanuzza, Pasquale Corsonello,Performance/Power/Area Efficient Reliable Full Adder Design to appear in Proceedings of 19th   ACM Great Lakes Symposium on VLSI, 2009. (GLSVLSI 2009).
  • Sohan Purohit, Marco Lanuzza, Stefania Perri, Pasquale Corsonello, Martin Margala, “Design Space Exploration for Power-Delay-Area Efficient Coarse Grain Reconfigurable Data path”,  Proceedings of the IEEE International Conference on VLSI Design 2009, pp-45-50, New Delhi, India.
  • Sohan Purohit, Sai Rahul Chalamalasetti, Martin Margala, Pasquale Corsonello, “Power Efficient High Throughput Reconfigurable Data path design for Portable Multimedia Devices”, Proceedings of  IEEE International Conference on Reconfigurable Computing and FPGA (Reconfig 2008), pp-217-222, Cancun, Mexico
  • Sohan Purohit, Sai Rahul Chalamalasetti, Martin Margala, Pasquale Corsonello, “Power/Throughput/Area Efficient PIM based Reconfigurable array for Parallel Processing”,  Proceedings of IEEE System on Chip Conference, 2008.(SOCC 2008), pp-375-378, Newport Beach, CA, USA.

____________________________________________________________________________________________________________________________

E-mail: Sohan Purohit

Cilck here to go to back to AETC webpage