|
|
|
|
Font size:
|
Lecture Notes of 16.317 Microprocessor I
| 
PDF |
The following lecture notes are available for your convenience. They are NOT complete outlines of lectures. Class attendance is highly recommended.
| | |
|
Chapter 1. Introduction to Microprocessor
| |
| | |
- The success of Personal Computers (PCs), open system, 16bit, 32bit
- I/O, PCI, terminal, file server, LAN, VLSI, MPU
- General architecture of a microcomputer, primary and secondary storage memory, ROM, RAM.
- Evoluation of Intel processors, performance evaluation, benchmarking, transistor density
- reprogrammable microprocessor, embedded microprocessor, microcontroller
- operating systems, memory management, protection, multitasking
| | |
|
Chapter 2. Real-mode Software Architecture of 80386DX
| |
| | |
- Describe the internal architecture of 80386DX.
- execution unit
- segment unit
- page unit
- bus unit
- prefetch unit
- decode unit
- Describe real-mode software architecture: registers, memory space size
- Describe real-mode memory space and data organization.
- aligned double-word, unaligned double-word
- Draw data alignment in memory.
- little endian, big endian
- unsigned and signed integer
- Convert 2's complement integer format among hexadecimal, decimal and binary.
- BCD, ASCII, convert data to ASCII.
- State segment registers and memory segmentation.
- six internal segment register, 16-byte address boundary
- Describe Instruction Pointer.
- List general purpose data registers.
- Describe pointer and index registers.
- Describe flag register and typical flags.
- State the generation of a real-mode memory address.
- State the operation of stack.
- Describe real-mode I/O address space.
| | |
|
Chapter 3. Assembly Language Programming Methodology
| |
| | |
- Describe the concept of software:
- machine language, assembly language, high level languages, source code, assembler, complier.
- Describe the steps of assembly language program development.
- describe, plan, code, assemble, run, verify
- Describe the evolution of 8086 family instruction set.
- Register operand addressing mode
- Immediate operand addressing mode
- 16-bit memory operand addressing mode (direct, register indirect, based, indexed)
- 32-bit memory operand addressing mode
| | |
|
Chapter 4. Assembly Language Coding and Debugging
| |
| | |
- Convert assembly language instructions to machine code.
- Use "DEBUG" program to debug.
| | |
|
Chapter 5. Real-mode 80386DX Programming I
| |
| | |
- Use data transfer instructions.
- Use arithmatic instructions.
- Use logic instructions.
- Use shift instructions.
- Use rotate instructions.
- Use bit test and bit scan instructions.
| | |
|
Chapter 6. Real-mode 80386DX Programming II
| |
| | |
- Use flag-control instructions.
- Use compare and set instructions.
- Use jump instructions.
- Use subroutine instructions.
- Use loop instructions.
- Use string instructions.
| | |
|
Chapter 7. Program Development with MS-MASM
| |
| | |
- Describe statement syntax.
- State pseudo operations.
| | |
|
Chapter 8. Protected-mode Software Architecture of 80386DX
| |
| | |
- Protected-mode register model, new registers, extension of registers.
- Global Descriptor Table Register (GDTR)
- Interrupt Descriptor Table Register (IDTR)
- Local Descriptor Table Register (LDTR)
- Task Register (TR)
- Control Register (CR), protected-mode enable/disable
- Segment Selector Register (SSR)
- Virtual address and virtual address space
- Segmented partitioning of virtual address space
- Physical address space and virtual-to-physical address translation.
- Paged partitioning of virtual address space and vir-to-phy address translation
- Descriptor and page table entries.
- Protected-mode system-control instruction set
- Protection model
- Privilege level
- Task switching
| | |
|
Chapter 9. Memory and I/O Interfaces of 80386DX Microprocessors
| |
| | |
- Memory/IO interface
- Interrupt interface
- DMA interface
- Coprocessor interface
- System clock
- Nonpipelined and pipelined bus cycles
- Read and write bus cycle timing
- Hardware organization of memory address space.
- Memory interface circuitry
- address latches and buffers
- data bus transceivers
- address decoders
- PLA
- Isolated and memory-mapped I/O.
| | |
|
Chapter 10. Memory Devices, Circuits and Subsystem Design
| |
| | |
- Program and data-storage memory.
- Read only memory (ROM)
- PROM, EPROM
- block diagram, read operation
- Static RAM
- block diagram
- read and write operations
- Dynamic RAM
- FLASH memory
- Describe parity checking and related circuit.
- Cache memory, hit ratio, 82385DX cache controller.
- Organization and operation of direct mapped cache memory.
- Organization and operation of two-way associative cache memory.
| | |
|
Chapter 11. I/O Circuits and LSI Peripheral Devices
| |
| | |
- Core and special-purpose I/O.
- 8-byte-wide parallel output circuit
- Time-delay loop and blinking an LED
- 8-byte-wide parallel input circuit
- I/O handshaking and a parallel printer interface
- 8255A programmable peripheral interface(PPI)
- block diagram
- control words
- isolated I/O
- memory mapped I/O
- 82C54 programmable interval timer
- diagram, architecture
- examples
- 82C37A programmable direct memory access (PDMA) controller
- interface, internal architecture
- examples
| | |
|
Chapter 12. Interrupt and Exception Processing of 80386DX
| |
| | |
- Types of interrupts and exceptions.
- Interrupt vector and descriptor tables
- Interrupt instructions
- Disable and enable interrupts
- External hardware-interrupt interface and sequence
- 82C59A programmable interrupt controller
- block diagram
- programming the 8259A
|
|
